



**BANGALORE INSTITUTE OF TECHNOLOGY**

K.R. Road, V.V.Puram, Bengaluru-560 004

**DEPARTMENT OF COMPUTER SCIENCE & ENGG**

**SYSTEM SOFTWARE AND COMPILER DESIGN**

**NOTES**

**SUBJECT CODE: 15CS63**

**By**

**Mrs. Hemavathi. P**  
**Assistant Professor**  
**Department of CSE**



<b>SYSTEM SOFTWARE AND COMPILER DESIGN</b> <b>[As per Choice Based Credit System (CBCS) scheme]</b> <b>(Effective from the academic year 2016 -2017)</b> <b>SEMESTER – VI</b>			
Subject Code	15CS63	IA Marks	20
Number of Lecture Hours/Week	4	Exam Marks	80
Total Number of Lecture Hours	50	Exam Hours	03
<b>CREDITS – 04</b>			
<b>Course objectives:</b> This course will enable students to			
<ul style="list-style-type: none"> <li>• Define System Software such as Assemblers, Loaders, Linkers and Macroprocessors</li> <li>• Familiarize with source file, object file and executable file structures and libraries</li> <li>• Describe the front-end and back-end phases of compiler and their importance to students</li> </ul>			
<b>Module – 1</b>			<b>Teaching Hours</b>
Introduction to System Software, Machine Architecture of SIC and SIC/XE. <b>Assemblers:</b> Basic assembler functions, machine dependent assembler features, machine independent assembler features, assembler design options. <b>Macroprocessors:</b> Basic macro processor functions, <b>Text book 1: Chapter 1: 1.1,1.2,1.3.1,1.3.2, Chapter2 : 2.1-2.4,Chapter4: 4.1.1,4.1.2</b>			<b>10 Hours</b>
<b>Module – 2</b>			
<b>Loaders and Linkers:</b> Basic Loader Functions, Machine Dependent Loader Features, Machine Independent Loader Features, Loader Design Options, Implementation Examples. <b>Text book 1 : Chapter 3 ,3.1 -3.5</b>			<b>10 Hours</b>
<b>Module – 3</b>			
<b>Introduction:</b> Language Processors, The structure of a compiler, The evaluation of programming languages, The science of building compiler, Applications of compiler technology, Programming language basics <b>Lexical Analysis:</b> The role of lexical analyzer, Input buffering, Specifications of token, recognition of tokens, lexical analyzer generator, Finite automate. <b>Text book 2:Chapter 1 1.1-1.6 Chapter 3 3.1 – 3.6</b>			<b>10 Hours</b>
<b>Module – 4</b>			
Syntax Analysis: Introduction, Role Of Parsers, Context Free Grammars, Writing a grammar, Top Down Parsers, Bottom-Up Parsers, Operator-Precedence Parsing <b>Text book 2: Chapter 4 4.1 4.2 4.3 4.4 4.5 4.6 Text book 1 : 5.1.3</b>			<b>10 Hours</b>
<b>Module – 5</b>			
Syntax Directed Translation, Intermediate code generation, Code generation <b>Text book 2: Chapter 5.1, 5.2, 5.3, 6.1, 6.2, 8.1, 8.2</b>			<b>10 Hours</b>
<b>Course outcomes:</b> The students should be able to:			
<ul style="list-style-type: none"> <li>• Explain system software such as assemblers, loaders, linkers and macroprocessors</li> <li>• Design and develop lexical analyzers, parsers and code generators</li> <li>• Utilize lex and yacc tools for implementing different concepts of system software</li> </ul>			

**Question paper pattern:**

The question paper will have TEN questions.

There will be TWO questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer FIVE full questions, selecting ONE full question from each module.

**Text Books:**

1. System Software by Leland. L. Beck, D Manjula, 3<sup>rd</sup> edition, 2012
2. Compilers-Principles, Techniques and Tools by Alfred V Aho, Monica S. Lam, Ravi Sethi, Jeffrey D. Ullman. Pearson, 2<sup>nd</sup> edition, 2007

**Reference Books:**

1. Systems programming – Srimanta Pal , Oxford university press, 2016
2. System programming and Compiler Design, K C Loudon, Cengage Learning
3. System software and operating system by D. M. Dhamdhare TMG
4. Compiler Design, K Muneeswaran, Oxford University Press 2013.

**BANGALORE INSTITUTE OF TECHNOLOGY**  
**K R ROAD, V V PURAM, BENGALURE-04**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**COURSE OBJECTIVES AND OUTCOMES-2015-19**

<b>Course Title : System Software and Compiler Design</b>	<b>Course Code : 15CS63</b>
<b>No. of Lecture Hrs./Week : 04</b>	<b>Exam Hours : 03</b>
<b>Total No. of Lecture Hrs. : 52</b>	<b>Exam Marks : 80</b>

**Prerequisites**

1. Microprocessors and Microcontrollers(15CS44)
2. Automata Theory and Computability (15CS54)

**Course Learning Objectives**

This course will help students to achieve the following objectives:

1. To understand the concepts of System software, Application Software and different hypothetical machine architectures.
2. Familiarize with source file, symbol table creation (pass-1), object file creation (pass-2), loaders and linkers.
3. To know the fundamental concepts of translators.
4. To identify the methods and strategies for parsing techniques.
5. Devise and perform syntax-directed translation schemes for compiler.
6. Devise intermediate code generation schemes and analyze the optimized code generated after the synthesis phase.

**Course Outcomes**

At the end of the course students should be able to:

1. Apply the knowledge of System Software such as Assemblers, Loaders, Linkers and Macro processors to build an application.
2. Understand the basic principles of compiler in high level programming language.
3. Analyze and design the analysis phase using different techniques.
4. Build the system software by associating synthesis phase with analysis phase for better optimization and performance.

## MODULE-1

TEXTBOOK: System Software by Leland.L. Beck, D.Manjula, 3<sup>rd</sup> Edition, 2012

### CHAPTER 1: Introduction to System Software and Machine Architecture

- 1.1 Introduction
- 1.2 System Software and Machine Architecture
- 1.3 The Simplified Instructional Computer (SIC)
  - 1.3.1 SIC Machine Architecture
  - 1.3.2 SIC/XE Machine Architecture
  - 1.3.3 SIC Programming Examples

### CHAPTER 2: Assemblers

- 2.1 Basic Assembler Functions
  - 2.1.1 A Simple SIC Assembler
  - 2.1.2 Assembler Algorithm and Data Structures
- 2.2 Machine-Dependent Assembler Features
  - 2.2.1 Instruction Formats and Addressing Modes
  - 2.2.2 Program Relocation
- 2.3 Machine-Independent Assembler Features
  - 2.3.1 Literals
  - 2.3.2 Symbol-Defining Statements
  - 2.3.3 Expressions
  - 2.3.4 Program Blocks
  - 2.3.5 Control Sections and Program Linking
- 2.4 Assembler Design Options
  - 2.4.1 One-Pass Assemblers
  - 2.4.2 Multi-Pass Assemblers

### CHAPTER 4: Macro Processors

- 4.1 Basic Macro Processor Functions
  - 4.1.1 Macro Definition and Expansion
  - 4.1.2 A Simple Bootstrap Loader

## CHAPTER 1

### **Introduction to System Software and Machine Architecture**

1.1 Introduction

1.2 System Software and Machine Architecture

1.3 The Simplified Instructional Computer (SIC)

1.3.1 SIC Machine Architecture

1.3.2 SIC/XE Machine Architecture

1.3.3 SIC Programming Examples

The term "software" refers to the set of electronic program instructions or data a computer processes reads in order to perform a task.

"Hardware" refers to the physical components that you can see and touch, such as the computer hard drive, mouse and keyboard.




Fig: Relationship b/w system software, Appn software and Hardware

Defn: "System software" is a set of programs that are dedicated to manage the computer itself, such as operating system, file management utilities, Application software are a set of productivity programs or end-user programs to perform their specific tasks



## Difference between system software and Application software.

### System software.

1. System software is a set of programs that are dedicated to manage the computer itself (man. syst, process syst, protection security)
2. It is written in a low-level language i.e. assembly language
3. Starts running when the system is turned on and runs till the system is shut down
4. A system is unable to run without system software
5. system software is general purpose
6. Ex: operating system, assembler, compiler, loader or linker, text editor, debugger, macro processors.
7. not machine dependent (machine architecture)

### Application software

Application software is a set of computer programs designed to permit the user to perform a group of functions, tasks or activities.

It is written in a high-level language like C, C++, Java, C#, VB etc

Runs as and when the user requests

Appln. software is never not required to run the system ∴ it is user specific

Appln software is specific purpose software

Ex. web browser, word processing, spreadsheet, database, Adobe creative suite, Audio master suite, games

not machine dependent

## 1.2. System software and machine architecture

### • Machine dependency of system software

→ System programs are intended to support the operation and use of the computer.

→ machine architecture differs in:

- machine code,
- instruction formats
- Addressing mode
- Registers

### • machine independency of system software

→ general design and logic is basically the same:

- code optimization
- subprogram linking

### 1.3. Simplified Instructional Computer

As we know different systems have different features and different features are difficult to study one by one. So to avoid this problem we study Simplified Instructional Computer.

SIC is a hypothetical computer system introduced in system software. Due to the fact that most modern microprocessors include complex functions for the purpose of efficiency, it is very difficult to learn systems programming using a real-world system. The SIC solves this problem by abstracting away their complex behaviours in favour of an architecture that is clear and accessible for those wanting to learn systems programming.

- SIC comes in two versions

- standard model

- XE version (Extra Equipment or Extra Expensive)

- The two versions has been designed to be upward compatible.

## 1.31 SIC machine architecture

Every machine architecture includes

- a) memory
- b) Registers
- c) Data formats
- d) Instruction formats
- e) Addressing modes
- f) Instruction set
- g) Input and output

### a) Memory

→ memory consists of 8 bit bytes

→ Any 3 consecutive bytes form a word (24 bits)

→ All addresses on SIC are byte addresses

→ words are addressed by the location of their lowest numbered byte

→ Total of 32,768 (2<sup>15</sup>) bytes in the computer memory  
∴ 15-line address bus

### b) Registers

→ Five registers, all of which have special uses

→ Each register is 24 bits in length

→ table shows the mnemonic, number and uses of each register.

Mnemonic	Number	User
A Accumulator	0	Used for arithmetic operations
X Index Register	1	Used for addressing
L Linkage Register	2	JSUB - Jump to subroutine Instructions store return address
PC Program Counter	8	Contains the address of the next instruction to be fetched for execution
SW status word	9	Contains variety of information including a condition code in comp instruction

c) Data formats

→ Integers are stored as 24-bit binary number.  
( $0 - 2^{24} - 1 \Rightarrow 0$  to  $169 - 1$ )

→ Negative values are represented as 2's complement  
Ex:  $-2H$  is represented as (8 bit representation)

$$\begin{array}{r}
 2H = 00011000 \\
 \text{1's complement } 11100111 \\
 + \quad \quad \quad 1 \\
 \hline
 11101000 \Rightarrow 232
 \end{array}$$


→ characters are stored using their 8-bit ASCII codes  
→ There is no floating-point hardware on the standard  
version of SIC

Ex:-

$$\begin{array}{l}
 5 = 0000\ 0000\ 0000\ 0000\ 0000\ 0101 \\
 -5 = 1111\ 1111\ 1111\ 1111\ 1111\ 0011 \\
 A = 0100\ 0001\ (65)
 \end{array}$$

### d) Instruction formats

→ All machine instructions on the standard version of SIC are have 36-bit format



$\bar{x}$  → indicates indexed addressing mode


### e) Addressing modes

→ Two addressing modes based on  $\bar{x}$  bit

- Direct Addressing
- Indexed addressing

mode	Indications	Target address (TA)
Direct	$\bar{x} = 0$	$TA = \text{address}$
Indexed	$\bar{x} = 1$	$TA = \text{address} + (\bar{x})$ parenthesis indicate the content of a register or memory location


→ Ex: LDA TEN ; LDA = 00 (opcode)



Target address / Effective address = 1000 i.e. contents of the address 1000 is loaded to accumulator

→ Indexed addressing mode

Ex: STCH BUFFER, X ; opcode for STCH = 5H  
BUFFER = 1000



EA = address + (X)  
 = 1000 + content of the index register X  
 is the Accumulator content, the character is loaded to the effective address.

→ Instruction set

(i) load and store : LDA, LDX, STA, STX

(ii) Integer Arithmetic operations : ADD, SUB, MUL, DIV  
 • Arithmetic operations involve register A and a word in memory with the result being left in the register.

Ex: ADD WORD ; A ← A + WORD  
 is adds register A contents with ~~word~~ WORD and result is stored in register A

(iii) Comparison operations : COMP  
 • compares the value in register A with memory and sets a condition code (cc) accordingly




Ex: COMP WORD ; compares A's contents with WORD and sets cc as < = >

(iv) Conditional jump instructions: JLT, JEQ, JGT


- these instructions will test the setting of CC and jump accordingly

(v) Subroutine linkage instructions: JSUB, RSUB

- JSUB - jumps to the subroutine by placing the return address in register L. (Fn. call)
- RSUB - returns by jumping to the address contained in register L (Fn. return to the caller)



once call returns i.e. Unwinding of stack happens it has to go back to caller making base pointer of add point to main so 1000 is stored.





## (19) Input and output

→ Input and output is performed by transferring 1 byte data at a time to or from the rightmost 8 bits of register A.

→ Each device is assigned a unique 8-bit code

→ There are three I/O instructions which specify the device code as an operand

(i) TD (Test Device): checks whether the addressed device is ready to send or receive a byte of data, CC (condition code in SW register) is set according ( $< =$ )

•  $<$  → device is ready to send/receive

$=$  → device is not ready.

→ A program has to wait until the device is ready, then execute a Read Data<sup>(RD)</sup> and write data (WD) instructions.

→ This sequence should be continued for each byte of data (I/O).

→ RD: Transfers a byte of data from I/O device into rightmost byte of register A (RD IODEV STA DATA)

→ WD: Byte of data is loaded into rightmost byte of reg. A and then written to output device (LDN DATA 4 WD OVIDEV)

Ex:  $\rightarrow$  SIC instructions for data movement operations  
(no memory-memory move instructions)

LDA FIVE ; Load constant 5 into register A  
STA ALPHA ; store in Alpha  
LDCH CHAR2 ; load character '2' into reg A  
STCM C1 ; store in character variable C1  
:  
:

ALPHA RESW 1 ; one-word variable  
FIVE WORD 5 ; one-word constant  
CHAR2 BYTE C '2' ; one-byte constant  
C1 RESB 1 ; one-byte variable

$\Downarrow$  Some can be written as

LDX FIVE  
STX ALPHA

OR

LDL FIVE  
STL ALPHA

A - Accumulator  
X - indexed register  
L - linkage register



```

LDX ZERO ; initialize index register to 0
LOOP  LDCH STR1, X ; copy the first character of str1 to reg. A
      (TA = (address) → content of first byte of str1)
      STCH STR2, X ; store the first character into STR2
      TIX ELEVEN ; Add 1 to index, compare to 11
      X = 0 + 1 = 1 ; 1 ↔ 11 cc will be set as <
      JLT LOOP ; repeats if index is < 11
      .
      .

```

```

STR1  BYTE  C 'HELLOspaceWORLD'
STR2  RESB  11
ZERO  WORD  0
ELEVEN WORD  11

```

h) Program to add 2 arrays of 100 words each and store it in another array. Each word is 3 bytes.  
 100 words = 3 x 100 = 300 bytes  
 $C = A + B$  ;

```

ADDLOOP  LDX ZERO INDEX ; initialize index valueX = 0
        LDA ALPHA, X ; A ← (ALPHA)
        ADD BETA, X ; A ← (A) + (BETA) at 0th byte (index)
        STA GAMMA, X ; C ← (A) at 0th byte (index value)
        LDA INDEX ; A ← 0
        ADD THREE ; A ← (A) + 3 = 3 → n
        STA INDEX ; INDEX = 3
        COMP K300 ; A ↔ k300 i.e. 3 ↔ 300 cc = <
        JLT ADDLOOP ; repeat loop, now x = 3rd byte

```

```

k300  WORD  300      THREE  WORD  3
INDEX  RESW  1       BETA    RESW  100
ALPHA  RESW  100    gamma   RESW  100

```

5) To read one byte of data from input device and copy it to device as

```

INLOOP    TD     INDEV      ; Test input device
          JEB     INLOOP    ; cc := then loop until device ready
          RD     INDEV      ; once ready, read a byte into reg A
          STCH   DATA     ; store it in data (memory)
          :
          :
OUTLOOP   TD     OUTDEV     ; Test output device
          JEB     OUTLOOP   ; cc := then loop until device ready
          LDCH   DATA     ; load data byte into reg A
          WOP    OUTDEV     ; write one byte to output device
          :
          :
INDEV     BYTE   X 'E'
OUTDEV    BYTE   X 'O'
DATA     RESB   1

```

6) Subroutine call to read a 100-byte record from an input device into memory.

```

          JSUB   READ      ; call Read subroutine wherein
                          ; it stores the return address in
                          ; linkage register
          :
          :
READ     LDX    ZERO      ; X ← 0
RLOOP   TD     INDEV      ; Test input device
          JEB     RLOOP    ; cc :=, loop until device is ready
          RD     INDEV      ; read one byte into reg A
          STCH   RECORD, X ; store it into RECORD at dth address
          TIX    K100     ; X = (X) + 1 & 1 ← 100
                          ; compare
          JEB     RLOOP    ; cc := < then loop back
          RSUB
          :
          :

```

INDEX	BYTE	X 'F'
RECORD	RECB	100
ZERO	WORD	0
KLOC	WORD	100

1.3.2 : SIC/XE machine Architecture  
 → SIC/XE : Simple Instructional Computer with Extra Equipments

- a) memory
- b) Registers
- c) data formats
- d) Instruction formats
- e) Addressing modes
- f) Instruction set
- g) Input and output

a) memory

- memory consists of 8 bit bytes
- 3 consecutive bytes form a word (24 bits)
- All addresses are byte addresses
- words are addressed by the location of their lowest numbered byte
- Total of 1MB ( $2^{20}$  bytes) in the memory. (20 bit address bus) which leads to change in instruction formats and addressing modes.

b) Registers


- There are 9 registers
- Each register is 24 bits in length except Floating Point reg
- The registers are A, X, L, B, S, T, F, PC & SW

Mnemonic	Number	Uses
A Accumulator	0	Used for arithmetic operations
X Index Register	1	Used for addressing (indexed)
L Linkage register	2	Used to store the return address for JSUB instruction
B Base register	3	Used for addressing
S General Register	4	General working register - no special use
T General Register	5	General working register - no special use
F Floating Point Accumulator	6	General working register Floating point accumulator (48 bits)
PC Program Counter	8	Contains the address of the next instruction to be fetched for execution
SW Status Word	9	Contains a variety of information including a condition code (CC)

c) Data formats:

- Integers are stored as 24-bit binary numbers
- negative values are represented as 2's complement (1's complement + 1)
- characters are stored using their 8-bit ASCII codes
- There is a 48-bit floating point data type





- The fraction is interpreted as a value between 0 and 1
- The assumed binary point is immediately before the higher order bit
- For normalized floating point numbers, the higher order bit of the fraction must be 1
- The exponent is interpreted as an unsigned binary number between 0 and  $2^h - 1$  ( $0 - (2^h - 1)$ )
- If the exponent has value  $e$ , fraction  $f$  and the absolute value of number is represented is
 
$$f \times 2^{(e - 1024)}$$
- The sign of floating point number is indicated by  $s$  ( $s = 0$  (+ve) and  $1$  (-ve))

Ex:  $5 = 0000\ 0000\ 0000\ 0000\ 0000\ 0101$

$-5 = 1111\ 1111\ 1111\ 1111\ 1111\ 1011$

$AA = 0100\ 0001\ (65)$

# Ex: 4.89 representation

As we know from computer organization it is represented as  $\pm mB^e$   
 $\downarrow \quad \downarrow$   
 Base (2)  
 Fraction (mantissa)

- 1) Represent  $n$  in binary form  $\rightarrow 100$
- 2) Convert 0.89 into binary form until it repeats or until we get 36 bits which represents the fraction part

100.111000111101011100001010001111010111  
 000010100

3) Normalization has to be done but not always  
 $\therefore$  they have specified that binary point is immediately before the higher order bit

ie  $\curvearrowright$  100.111000...

0.100111000111101011100001010001111010  
 $\times 2^3 \rightarrow$  Exponent  
 fraction


Note: for normalized floating point number it will be as  $1.001110001111 \dots \times 2^2$

ie  $\neq 2^{e \pm 1024} = 0.100111 \dots \times 2^{3+1024}$   
 $= 0.100111 \dots \times 2^{1027}$

- 0.37  $\times 2 \rightarrow 1$
- 0.78  $\times 2 \rightarrow 1$   $\leftarrow$  ie 1.78
- 0.56  $\times 2 \rightarrow 1$
- 0.12  $\times 2 \rightarrow 1$
- 0.24  $\times 2 \rightarrow 0$
- 0.48  $\times 2 \rightarrow 0$
- 0.96  $\times 2 \rightarrow 0$
- 0.92  $\times 2 \rightarrow 1$
- 0.84  $\times 2 \rightarrow 1$
- 0.68  $\times 2 \rightarrow 1$
- 0.36  $\times 2 \rightarrow 1$
- 0.72  $\times 2 \rightarrow 0$
- 0.44  $\times 2 \rightarrow 1$
- 0.88  $\times 2 \rightarrow 0$
- 0.76  $\times 2 \rightarrow 1$
- 0.52  $\times 2 \rightarrow 1$
- 0.04  $\times 2 \rightarrow 1$
- 0.08  $\times 2 \rightarrow 0$
- 0.16  $\times 2 \rightarrow 0$
- 0.32  $\times 2 \rightarrow 0$
- 0.64  $\times 2 \rightarrow 0$
- 0.28  $\times 2 \rightarrow 1$
- 0.56  $\times 2 \rightarrow 0$
- 0.12  $\times 2 \rightarrow 1$
- 0.24  $\times 2 \rightarrow 0$
- 0.48  $\times 2 \rightarrow 0$
- 0.96  $\times 2 \rightarrow$  continue as above

0111101011100001010  
 0

$(1027)_2 \rightarrow 10000000011$



3) Represent  $-0.000489$  in binary format  $s=1$  (negative)

Given  $-0.000489$

- Represent 0 as binary 0
- Represent 0.000489 as binary

$$= 0.0000000000100000000011000000$$

$$11110000000111110$$


$$= \cdot 10000000001100000011110000001$$

$$111110 \times 2^{-10}$$

$$\Rightarrow f \times 2^{e+1024} = 10000... \times 2^{-10+1024}$$

$$= \underbrace{10000...}_{\text{fraction}} \times 2^{1014 \rightarrow E} \quad (1024) = 0111110110$$

- $0.000489 \times 2 \rightarrow 0$
- $0.000978 \times 2 \rightarrow 0$
- $0.001956 \times 2 \rightarrow 0$
- $0.003912 \times 2 \rightarrow 0$
- $0.007824 \times 2 \rightarrow 0$
- $0.015648 \times 2 \rightarrow 0$
- $0.031296 \times 2 \rightarrow 0$
- $0.062592 \times 2 \rightarrow 0$
- $0.125184 \times 2 \rightarrow 0$
- $0.250368 \times 2 \rightarrow 0$
- $0.500736 \times 2 \rightarrow 0$
- $0.001472 \times 2 = 01$
- $0.002944 \times 2 \rightarrow 0$



d) Instruction formats

→ Since the memory used by s1c/xc may be  $2^{30}$  bytes, the instruction format of s1c is not enough.


→ There are two possible options

- (i) Either use some form of relative addressing
- (ii) Extend the address field to 20 bits


→ if  $e=0$ , then format 3

→ if  $e=4$ , then format 4


1) Format 1 (1 byte)



2) Format 2 (2 bytes)




3) Format 3 (3 bytes)




note: c=0


4) Format 4 (4 bytes)




Ex: <sup>→ hc</sup> RSUB (return to subroutine)  
 ⇒ it returns to the address stored in linkage register




Ex: COMPARE A, S (compare the contents of registers A & S)



Ex: LDA #3 (load 3 to A)



Ex: JTSUB RDREC (Jump to address 1036)



### e) Addressing modes

	MODE	INDICATION	TARGET ADDRESS CALCULATION
1.	Base Relative	$b=1, p=0$	$TA = (B) + \text{displacement}$ ( $0 \leq \text{disp} \leq 4095$ )
2.	Program Counter Relative	$b=0, p=1$	$TA = (PC) + \text{displacement}$ ( $-2048 \leq \text{disp} \leq 2047$ )
3.	Direct Addressing	$b=0, p=0$ (for format 3)	$TA = \text{displacement}$
		$b=0, p=0$ (for format 4)	$TA = \text{Address field}$
4.	Base Relative Indexed addressing	$b=1, p=0$ $x=1$	$TA = (B) + (x) + \text{displacement}$
5.	Program Counter Relative Indexed addressing	$b=0, p=1$ $x=1$	$TA = (PC) + (x) + \text{displacement}$
6.	Immediate addressing	$p=1, n=0$	Target address itself used $TA = \text{operand value}$ (no memory reference)
7.	Indirect addressing	$i=0, n=1$	$TA = \text{displacement value}$
8.	Simple addressing	$i=0, n=0$ OR $i=1, n=1$	$TA = \text{location of operand}$

Note: →

Format 3:

- ↳ in Base relative, disp is interpreted as 12 bit unsigned integer (1)
- ↳ in PC relative, disp is interpreted as 12-bit signed integer <sup>& negative numbers is</sup> if 2's complement (2)

## Special symbols indicators

- 1) # : Immediate address
- 2) @ : Indirect address
- 3) + : Format  $n$
- 4) \* : The current value of PC
- 5) c'': character string
- 6) op m, x :  $x$  - denotes the index register
- 7) base : Base - register

## Instruction set:

Note: Immediate addressing ( $i=1, n=0$ )  $\rightarrow$  Target address itself is used as the operand value (no memory reference is performed)

$\rightarrow$  Indirect addressing ( $i=0, n=1$ )  $\rightarrow$  the word at the location given by the target address is fetched and the value contained in this word is then taken as the address of the operand value.

$\rightarrow$  Indirect cannot be used with immediate or indirect addressing mode.

\*\*  $\rightarrow$  we can't set both  $b=1$  &  $p=1$  which is invalid instruction set.

Examples of SBC/E instructions and addressing modes

(B) = 006000  
 (PC) = 003000  
 (X) = 000090

Machine instruction

Hex	Binary										opcode	Mode								
	6	5	4	3	2	1	0	7	6	5			4	3	2	1	0	Target address	Value loaded into Rsg. A	
032600	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0	110 0000 0000	3600	103000	Program Counter Relative $TA = (PC) + \text{displacement}$ $= 003000 + 600 = 3600$
03C300	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	011 0000 0000	6370	00C303	Base relative Indexed $TA = (Bx) + (X) + \text{disp}$ $= 006000 + 000090 + 300$ $= 6390$
022030	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	000 0011 0000	3030 ↓ contains 3600	103000	Indirect + Program relative $TA = (PC) + \text{disp}$ $= 003000 + 030 = 3030$
010030	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	000 0011 0000	30	000030	Immediate addressing TA is used as operand value
003600	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0110 0000 0000	3600	103000	PC relative $TA = (PC) + \text{disp}$ $= 003000 + 600 = 3600$
0310C303	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0000 1100 0011 0000 0011	C303	003030	Simple addressing TA = location of operand




Fig: contents of registers  
B, PC and X & memory  
locations



### f) Instruction set

\* → Load and store instructions: LDA, LDX, STA, STX, LDB, STB

\* → Integer and floating point arithmetic operations:  
ADD, SUB, MUL, DIV, ADDF, SUBF, MULF, DIVF

\* → Register move instructions (RMO) ⇒ register to-register operations such as ADDR, SUBR, MULR, DIVR

\* → A special supervisor call (SVC) instruction is provided. Executing this instruction generates an interrupt that can be used for communication with the operating system.

→ Comparison instructions: COMP, COMBR, COMPF

→ Conditional jump instructions: JLI, JEB, JGT

→ Subroutine linkage instructions: JSUB, RSUB

### g) Input and output

→ Input and output is performed by transferring 1 byte of data at a time to or from, the rightmost 8 bits of register A.

→ Each device is assigned a unique 8-bit code

→ Three I/O instructions which specifies the device code as an operand

(i) TD (Test Device) → Tests whether the addressed device is ready to send or receive a byte of data and sets the condition code (CC)

< : Device is ready to send/receive

= : Device is not ready

→ Test continues until the device is ready.

→ Once ready, either RD (Read Data): <sup>Transfer data</sup> ~~reads~~ from input device or keyboard into rightmost byte of register A, and stored in buffer if required (RD INDEV & SIA DATA)

→ WD (Write Data): a byte of data is loaded into the rightmost byte of register A and then written to the addressed device (LDA DATA & WD OUTDEV)

\* → There are I/O channels that can be used to perform input and output while the CPU is executing other instructions. This allows overlap of computing and I/O, resulting in more efficient system operation.

↳ SIO ↔ start I/O

↳ TIO ↔ Test I/O

↳ HIO ↔ Halt I/O



ALPHA	RESW	100
BETA	RESW	100
GAMMA	RESW	100

5) To read one byte of data from input device FI and copies it to device OS

```

INLOOP    TD    INDEV
          JEQ   INLOOP
          RD    INDEV
          STCH  DATA
          :
OUTLOOP   TD    OUTDEV
          JEQ   OUTLOOP
          LDCH  DATA
          LD    OUTDEV
          :
INDEV     BYTE  X'FI'
OUTDEV    BYTE  X'OS'
DATA      RESB  1

```

6) subroutine call to read 100-byte record from an input device into memory.

```

          TIOB  READ
          :
READ      LDX  #0
          LDT  #100
RLOOP    TD    INDEV
          JEQ  RLOOP
          RD   INDEV

```

```

    STCH    RECORD, X
    TIXR    T
    JLT     LOOP
    RESB   :
    :
    :
INDEX     BYTE    X 'FI'
RECORD    RESB   100

```

Write a SIC and SIC/XE program to copy 'SYSTEM SOFTWARE' to another string

a) SIC program

```

        LDY    ZERO

LOOP    LDCH   STR1, X

        STCH   STR2, X

        TIX    FIFTEEN

        JLT    LOOP
        :
        :

STR1    BYTE   C' SYSTEM SOFTWARE'
STR2    RESB   15

ZERO    WORD   0
FIFTEEN WORD   15

```

b) SIC/XE program

```

        LDR    #0
        LDT    #15

LOOP    LDCH   STR1, X

        STCH   STR2, X

        TIXR   T

        JLT    LOOP
        :
        :

STR1    BYTE   C' SYSTEM SOFTWARE'
STR2    RESB   15

```

## Exercises 1.3

1. Write a sequence of instructions for SIC to set ALPHA equal to the product of BETA and GAMMA. Assume ALPHA, BETA and GAMMA are 1 word ( $ALPHA = BETA * GAMMA$ )

```

LDA  BETA
MUL  GAMMA
STA  ALPHA
:
ALPHA RESW 1
BETA  RESW 1
GAMMA RESW 1

```

2. Write a sequence of instructions for SIC/XE to set ALPHA equal to  $H * BETA - 9$ . ALPHA, BETA and GAMMA are 1 word. Use immediate addressing for the constants ( $A = H * B - 9$ )

```

LDA  BETA
LDS  #H
MULR S, A
SUB  #9
STA  ALPHA
:
ALPHA RESW 1

```

3 Write SIC instructions to swap the values of ALPHA and BETA.

```
LDA ALPHA
STA GAMMA
LDA BETA
STA ALPHA
LDA GAMMA
STA BETA
:
ALPHA RESW 1
BETA RESW 1
GAMMA RESW 1
```

4 Write a sequence of instructions for SIC to set ALPHA equal to the integer portion of  $BETA \div GAMMA$ . ALPHA, BETA, GAMMA are 1 word each

```
LDA BETA
DIV GAMMA
STA ALPHA
:
ALPHA RESW 1
BETA RESW 1
GAMMA RESW 1
```

18

5. Write a sequence of instructions for SIC/XE to divide BETA by GAMMA, setting ALPHA to the integer portion of the quotient and DELTA to the remainder. Use register-to-register instructions to make the calculation as efficient as possible.

```

LDA  BETA          ; A = 5           Ex: B = 5
DIVF  GAMMA
LDS  GAMMA        ; S = 2           G = 9
DIVR  S, A         ; A = A/S = 5/2 = 2
STA  ALPHA        ; A = 2
MULR  S, A         ; A = A * S = 2 * 2 = 4
LDS  BETA         ; S = 5
SUBR  A, S         ; S = S - A = 5 - 4 = 1
STS  DELTA        ; DELTA = 1
:
ALPHA RESW 1
BETA  RESW 1
GAMMA RESW 1
DELTA RESW 1

```

note:

// To find the remainder

$$\text{Quotient} = \text{Dividend} / \text{Divisor}$$

$$\text{Remainder} = \text{Dividend} - (\text{Quotient} * \text{Divisor})$$

Ex:- Dividend = 10, Divisor = 3,  $Q = 10/3 = 3$ ;  $R = 10 - (3 * 3) = 10 - 9 = 1$

Dividend = 15, Divisor = 3,  $Q = 15/3 = 5$ ;  $R = 15 - (5 * 3) = 15 - 15 = 0$



6. Write a sequence of instructions for SIC/XE to divide BETA by GAMMA, setting ALPHA to the value of the quotient, rounded to the nearest integer. Use register-to-register instructions to make the calculation as efficient as possible

```

LDF  BETA
DIVF GAMMA
FIX
STA  ALPHA
:
ALPHA RESW 1
BETA  RESW 1
GAMMA RESW 1

```

7. Write a sequence of instructions for SIC to clear a 20-byte string to all blanks

```

LDX  ZERO

LOOP LDCH  BLANK
STCH  STR1, X
TIX   TWENTY
JLT   LOOP
:
STR1  RESW 20
BLANK BYTE  C ' '
ZERO  WORD  0
TWENTY WORD  20

```

; ADD 1 to index and compare  
; LOOP if index < 100 with 20 & set CC <=>

8 Write a sequence of instructions for SIC/XE to clear a 20-byte string to all blanks. Use immediate addressing and register-to-register instructions to make the process as efficient as possible.

```

LDT    #20
LDX    #0
LOOP   LDCH  #0
       STCH  STR1, X
       TIXR  T
       JLT   LOOP
       ⋮
       STR1  RESLW 20

```

9. Suppose that ALPHA is an array of 100 words. Write a sequence of sic instructions to set all 100 elements of the array to 0.

```

                                ⋮
                                INDEX  RESL0  1
                                ALPHA  RECW   100
LOOP  LDX    INDEX
      LDA    ZERO
      STA   ALPHA, X
      LDA   INDEX
      ADD   THREE
      STA   INDEX
      COMP  K300
      TIX  TWENTY
      TIX  LOOP

```

10 ALPHA is an array of 100 words. write a sequence of instructions for SIC/XE to set all 100 elements of the array to 0. use immediate addressing and register-to-register instructions to make the process as efficient as possible

```

LDS    #3
LDT    #300
LDX    #0
LOOP   LDA    #0
      STA    ALPHA, X
      ADDR   S, X
      COMPR  X, T
      JLT    LOOP
      ⋮
ALPHA  RESW  100

```

11 ALPHA is an array of 100 words. write a sequence of SIC/XE instructions to arrange the 100 words in ascending order and store the result in an array BETA of 100 words.

```


LDS    #3
LDT    #300
LDX    #0
LOOP   LDA    ALPHA, X
      MUL    #4


```

12. ALPHA and BETA are the two arrays of 100 words.  
 Another array of GAMMA elements are obtained by  
 multiplying the corresponding ALPHA element by H and  
 adding the corresponding BETA elements. write the sic|x8  
 instructions for the same.

```

LDS #3
LDT #300
LDX #0
LOOP LDA ALPHA, X
MVL #H
ADD BETA, X
STA GAMMA, X
ADDR S, X ; X ← X + 3
CMPR X, T ; X ≥ 300
JLT LOOP
:
ALPHA RESW 100
BETA RESLW 100
GAMMA RESLW 100

```

13. ALPHA is an array of 100 words. write a sequence of SIC/XE instructions to find the maximum element in the array and store results in MAX.

```

LDS    #3
LDT    #300
LDX    #0
LOOP   LDA    ALPHA, X
      COMP   MAX
      JLT    NOIMAX
      STA    MAX
NOIMAX ADDR   S, X
      COMPR   X, T
      JLT    LOOP
      :
ALPHA  RESLW  100
MAX    WORD   -32768

```

note: COMP MAX  $\Rightarrow$  indicates Accumulator value is compared with MAX and set the CC (condition code) i.e. CC  $\leftarrow$   $< = >$  of (A) ? (MAX). Based on cc value check the condition is JLT, JGT, JEB

$\rightarrow$  COMPR X, T  $\Rightarrow$  Register value are compared X : (X) ? (T) and cc is set :  $< = >$  and Jump instruction is called

# Explanation

ALPHA = { 10, 20, 30, 40, ..., 32768, ... }  
 1 1  
 0 3  
 index

Each value is 1 word = 3 byte

100 words = 3x100 = 300 byte

index has to be incremented by 3.

ie initially x = 0, 3, 6, 9, ..., 300

According to code : S = 3, T = 100, X = 0

1st iteration Loop : Accumulator (A) = 10 at 0th position

COMP MAX ; 10 ? 32768 sets CC = <

JLT NOMAX

NOMAX ; ADDR S, X ; X ← (X) + S = 0 + 3 → increment by 3 (next element)

COMPR X, T ; ~~X~~ ← (X) ? (T) T  
← 300 ? 300 CC ; <

JLT LOOP

↓  
To check whether the array index has come to an end.

Iteration

a) Loop : A ← 20 which is at 3rd position

LDA ALPHA 3 → value at 3rd position

COMP MAX ; 20 ? 32768 - CC ; <

JLT NOMAX

Continued

4. A RECORD contains a 100-byte record. Write a subroutine for SIC that will write this record onto device 05.

```

                JSUB    WORREC
                :
WORREC         LDY    'ZERO'      ; initialize index register = 0
LOOP          TD     OUTPUT       ; Test output device
                JEQ    WLOOP      ; Loop if device is busy
                LDCH  RECORD, X   ; load One byte to Accumulator
                WD     OUTPUT       ; write one byte to device
                TIX   LENGTH      ; Add 1 to index & compare to 100
                JLT   LOOP        ; Loop if index is < 100
                RSUB
                :
ZERO          WORD  0
LENGTH       WORD  1
OUTPUT       BYTE  X '05'
RECORD      RESB  100
    
```

Note: To read and write the data between the device, the device has to be ready to perform. This is done by using TD (Test device) instruction; status of the device is tested and cc is set to either { < (ready) = (not ready) }  
 If ready then RD is executed.  $\Rightarrow$  reads 1 byte of data from device into rightmost byte of register A. If the input device is character-oriented (keyboard), the value placed in reg. A is the ASCII code for the character that was read.  $\downarrow$  WD  $\rightarrow$  off device  
 bit is loaded into the rightmost byte of register A.  $\uparrow$

15 Write a subroutine for SIC/XE to write a RECORD of 100 byte into output device OS.

```

JSUB WRREC ; Jump to subroutine

WRREC LDX #0
      LDT #100

LOOP  TD OUTPUT
      JEQ LOOP
      LDCH RECORD, X
      WD OUTPUT
      TIXR T
      JLT LOOP

      RSUB
      ;
OUTPUT BYTE X '05'
RECORD RESB 100

```

16. Write a subroutine for SIC that will read a record into a buffer. The record may be any length from 1 to 100 bytes. The end of the record is marked with a "null" character (ASCII code 00). The subroutine should place the length of the record read into a variable named LENGTH.

```

JSUB RDREC
;
RDREC LDX ZERO
RLOOP TD INDEV

```



```

JEB RLOOP
RD INDEV
COMP NULL
JEB EXIT
STCH BUFFER, X
TIX KIDD
JLT RLOOP
EXIT STX LENGTH
RSUB
:
:
:

```

```

ZERO WORD 0
NULL WORD 0
KIDD WORD 1
INDEV BYTE X 'F'
LENGTH RESW 1
BUFFER RECB 100

```

17) SIC/XE :

```

JCVB RDREC
:
RDREC LDX #0
LDT #100
LDS #0
STCH BUFFER, X
TIXR T
JLT RLOOP

RLOOP TD INDEV
JEB RLOOP
RD INDEV
EXIT STX LENGTH
RSUB
:
INDEV BYTE X 'F'
LENGTH RESW 1
BUFFER RECB 100

```

11 To sort an array of 10 words in an ascending order

```

OUTER   LDX  INDEX ;
        LDS  ARRI, X ;
        LDX  #0

INNER   LDT  ARRI, X
        COMP S, T
        JLT  LOOP
        JEB  LOOP
        RMO  S, A
        RMO  T, S
        RMO  A, T
        RMO  X, A
        LDX  INDEX
        STS  ARRI, X
        RMO  A, X
        STT  ARRI, X

LOOP    RMO  X, A
        ADD  #3
        COMP LENGTH
        RMO  A, X
        JLT  INNER
        LDA  INDEX
        ADD  #3
        COMP LENGTH
        STA  INDEX
        JLT  OUTER
        :
INDEX  WORD  0
ARRI   RBLW 10
LENGTH WORD 30

```

OP

1 Write a SIC program to copy string 'SYSTEM SOFTWARE'  
to another string.

```
LDX ZERO ; Initialize X to zero
LDCH STR1, X ; X specific indexing
STCH STR2, X
TIX FIFTEEN ; increment X and compare with 15
JLT MOVECH
```

STR1 BYTE C 'SYSTEM SOFTWARE'

STR2 RESB 15

ZERO WORD 0

FIFTEEN WORD 15

## Comparison Chart of SIC and SIC/XE machine

Specification	SIC	SIC/XE
<b>Memory</b>	<ul style="list-style-type: none"> <li>• <b>Word size:</b> 3 bytes (24 bits)</li> <li>• <b>Total size:</b> 32,768 bytes (215). Thus any memory address will need at most 15 bits to be referenced ('almost' four hex characters).</li> </ul>	<ul style="list-style-type: none"> <li>• <b>Word size:</b> 3 bytes (24 bits)</li> <li>• <b>Total size:</b> 32,768 bytes (215). Thus any memory address will need at most 15 bits to be referenced ('almost' four hex characters).</li> </ul>
<b>Register</b>	<ul style="list-style-type: none"> <li>• <b>Total Registers:</b> 5</li> <li>• <b>Accumulator (A):</b> Used for most of the operations (number 0)</li> <li>• <b>Index (X):</b> Used for indexed addressing (number 1)</li> <li>• <b>Linkage (L):</b> Stores return addresses for JSUB (number 2)</li> <li>• <b>Program Counter (PC):</b> Address for next instruction (number 8)</li> <li>• <b>Status Word (SW):</b> Information and condition codes (number 9).</li> </ul>	<ul style="list-style-type: none"> <li>• <b>Total Registers:</b> 9, same 5 from SIC plus 4 additional ones.</li> <li>• <b>Base (B):</b> Used for base-relative addressing (number 3)</li> <li>• <b>General (S and T):</b> General use (numbers 4 and 5 resp.)</li> <li>• <b>Floating Point Accumulator (F):</b> Used for floating point arithmetic, 48 bits long (number 6)</li> </ul>
<b>Instruction Formats</b>	<ul style="list-style-type: none"> <li>• Only one instruction format of 24 bits (3 bytes / 1 word)</li> <li>• Opcode: first 8 bits, direct translation from the Operation Code Table</li> <li>• Flag (x): next bit indicates address mode (0 direct - 1 indexed)</li> <li>• Address: next 15 bits, indicate address of operand according to address mode.</li> </ul>	<ul style="list-style-type: none"> <li>• Four instruction formats</li> <li>• <b>Format 1 (1 byte):</b> contains only operation code (straight from table)</li> <li>• <b>Format 2 (2 bytes):</b> first eight bits for operation code, next four for register 1 and following four for register 2.</li> <li>• The numbers for the registers go according to the numbers indicated at the registers section (ie, register T is replaced by hex 5).</li> <li>• If the operation uses only one register the last hex digit becomes \0" (ie, TIXR T becomes B850)</li> <li>• <b>Format 3 (3 bytes):</b> First 6 bits contain operation code, next 6 bits contain flags, last 12 bits contain displacement for the address of the operand.</li> <li>• Operation code uses only 6 bits, thus the second hex digit will be affected by the values of the first two flags (n and i)</li> <li>• The flags, in order, are: n, i, x, b, p, and e. Its functionality is explained in the next section.</li> <li>• The last flag e indicates the instruction format (0 for 3 and 1 for 4)</li> <li>• <b>Format 4 (4 bytes):</b> same as format 3 with an extra 2 hex digits (8 bits) for addresses that require more than 12 bits to be represented</li> </ul>

Specification	SIC	SIC/NE
<b>Addressing Modes</b>	<ul style="list-style-type: none"> <li>• Only two possible addressing modes</li> <li>• <b>Direct</b> (<math>x = 0</math>): operand address goes as it is. Indexed (<math>x = 1</math>): value to be added to the value stored at the register <math>x</math> to obtain real address of the operand.</li> </ul>	<ul style="list-style-type: none"> <li>• five possible addressing modes plus combinations (see page 1.1 for examples)</li> <li>• <b>Direct</b> (<math>x, b</math>, and <math>p</math> all set to 0): operand address goes as it is. <math>n</math> and <math>i</math> are both set to the same value, either 0 or 1. While in general that value is 1, if set to 0 for format 3 we can assume that the rest of the flags (<math>x, b, p</math>, and <math>e</math>) are used as a part of the address of the operand, to make the format compatible to the SIC format</li> <li>• <b>Relative</b> (either <math>b</math> or <math>p</math> equal to 1 and the other one to 0): the address of the operand should be added to the current value stored at the B register (if <math>b = 1</math>) or to the value stored at the PC register (if <math>p = 1</math>)</li> <li>• <b>Immediate</b> (<math>i = 1, n = 0</math>): The operand value is already enclosed on the instruction (ie. lies on the last 12/20 bits of the instruction)</li> <li>• <b>Indirect</b> (<math>i = 0, n = 1</math>): The operand value points to an address that holds the address for the operand value</li> <li>• <b>Indexed</b> (<math>x = 1</math>): value to be added to the value stored at the register <math>x</math> to obtain real address of the operand. This can be combined with any of the previous modes except immediate.</li> </ul>
<b>Assembler Considerations</b>	<ul style="list-style-type: none"> <li>• Operation code gets translated directly from table (no need to check other bits)</li> <li>• <math>x</math> bit dependent on the addressing mode of the operand. If indexed the code will have to indicate it with "\X" after the operand name (ie. BUFFER,X)</li> <li>• The last 3 hex digits of the address will remain the same, the first hex digit (leftmost) will change if the address is indexed (first bit becomes one, thus the hex digit increases by 8). I.e, if the address of the operand is 124A and the addressing is indexed, the object code will indicate 924A.</li> </ul>	<ul style="list-style-type: none"> <li>• Operation code gets translated directly from table. While the first hex digit remains the same, the second one can change according to the values of the <math>n</math> and <math>i</math> flags. Thus, we can add 1, 2 or 3 to the operation code.</li> <li>• <b>Direct addressing</b> is mainly used in extended format (format 4) and is indicated with a "+" before the operand (an indication that the format is 4, which will also make the <math>e</math> flag to be 1).</li> <li>• <b>Relative:</b> for Base relative, the instruction BASE will precede the current instruction.</li> <li>• Any other format, except immediate, will be considered Program Counter relative. If the displacement with respect to the PC does not fit into the 12 bits, the assembler should try to compute the displacement with respect to the Base register. If neither case works, the instruction should be extended to format 4, where the addressing mode becomes direct.</li> </ul>


Specification	SIC	SIC/XE
		<ul style="list-style-type: none"><li>• <b>Immediate addressing</b> will be indicated by the use of "#" before the operand name/value (ie. #1)</li><li>• <b>Indirect addressing</b> will be indicated by adding the prex "@" to the operand name (ie. @RETADR)</li><li>• <b>Indexed addressing</b> will be indicated the same way as it was for the SIC machine, "\X" after the operand name (ie. BUFFER,X)</li><li>• Hex digits for the address are not affected by the content of the flags, since the first two flags affect the second digit of the operation code, and the following four make up its own hex digit.</li></ul>

## CHAPTER 2

### **Assemblers**

- 2.1 Basic Assembler Functions
  - 2.1.1 A Simple SIC Assembler
  - 2.1.2 Assembler Algorithm and Data Structures
- 2.2 Machine-Dependent Assembler Features
  - 2.2.1 Instruction Formats and Addressing Modes
  - 2.2.2 Program Relocation
- 2.3 Machine-Independent Assembler Features
  - 2.3.1 Literals
  - 2.3.2 Symbol-Defining Statements
  - 2.3.3 Expressions
  - 2.3.4 Program Blocks
  - 2.3.5 Control Sections and Program Linking
- 2.4 Assembler Design Options
  - 2.4.1 One-Pass Assemblers
  - 2.4.2 Multi-Pass Assemblers

## Chapter 2 : Assemblers



Assembler does two functions

- 1) it converts the mnemonic operation codes into their machine language equivalent
- 2) Converts symbolic labels into their machine addresses

The design of assembler can be of

1. Convert mnemonic operation codes to their machine language equivalent. Ex: Translate `STL` to `14`
2. Convert symbolic operands to their equivalent machine addresses. Ex: Translate `REIADR` to `1033`
3. Build the machine instructions in the proper format.
4. Convert the data constants specified in the source program into their internal machine representation. Ex: Translate `'EOF'` to `454FH6`
5. Write the object program and the assembly listing



## Different data structures for assemblers

1. Operation code Table (OPTAB)
2. Symbol Table (SYMTAB)
3. Location Counter Variable (LOCCTR)

### I. OPERATION CODE TABLE (OPTAB)

#### a) Contents

- Mnemonic operation codes
- machine language equivalent
- Instruction format and length

#### b) During pass-1

- Validates op codes
- Find instruction lengths to increase location counter value (LOCCTR)

#### c) During pass-2

- Determines the instruction format (3 or 4)
- Translates the operation codes to their machine language equivalents

#### d) Implementation

- static hash table, easy for searching

Mnemonic Name	Op code	Format
ADD m	12	3/4
.		
.		
.		

## II SYMBOL TABLE (SYMTAB)

### a) contents

- label name
- label address
- Flags to indicate error conditions
- data type or length

### b) During pass-1

- store label name and assigned address (from LOCCTR) in SYMTAB

### c) During pass-2

- symbols used as operands are looked up in SYMTAB

### d) Implementation


- A dynamic hash table for efficient insertion and retrieval
- should perform well with non-random keys (LOOP1, LOOP2, ...)

Label name	value/ <del>addr</del>	Flags	Length
CLDOP	0003		

### III. LOCATION COUNTER VARIABLE (LOCCTR)

- Variable accumulated for address assignment i.e. LOCCTR gives the address of the associated labels
- LOCCTR is initialized to be the beginning address specified in the "START" statement
- After each source stmt is processed during pass-1, the instruction length or data area is added to LOCCTR

→ The functionality of assembler looks like this



note: During pass-1, the address of labels is not known. It is defined later i.e. called forward reference. To resolve this we go for pass-2.  
E.g. JEQ RETADR

## 2.1 Assembler Directives

- 1) **START** specific name and starting address for the program
- 2) **END** Indicates the end of the source program and optionally specify the first executable instruction in the program
- 3) **BYTE** Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant
- 4) **WORD** Generate one-word integer constant
- 5) **RESB** Reserve the indicated number of bytes for a data area
- 6) **RESW** Reserve the indicated number of words for a data area.
- 7) **LORG** create a literal pool that contains all of the literal operands used since the previous LORG or the beginning of the program
- 8) **EBU** Establishes symbolic names that can be used for improved readability in place of numeric values and also used to define mnemonic names for registers.

9) ORG

used to indirectly assign values to symbols

10) USE

Indicates which portion of the source program belong to the various blocks and also indicates a continuation of a previously begun block

11) BASE

Indicates that the base register will contain the address of operand


12) NOBASE

Indicates that the contents of the base register can no longer be relied upon for addressing.

## 2.1.1 A simple sic assembler

4

The usual (general) format to represent the assembly language program for sic machine with generated assembly code:



where

→ LABEL: An identifier and optional. labels are used to reduce reliance upon programmers remembering where data or code is located. The length of label differs between assemblers.

Ex: FIRST STL #4096.

→ OPCODE: Is a machine code instruction. It may require additional information like operands (optional)

Ex: COMP ZERO ; with operand

OR

RSUB ; without operands

→ OPERAND: Is an additional data or information that the opcode requires. Operands are used to specify constants, labels, immediate data, data contained in another register, an address etc

## Advantage and Disadvantage of assembly language

Advantages : → Reduced Errors

→ Faster Translation time

→ changes could be made easier and faster

Disadvantages : → many instructions are required to achieve small tasks

→ Source program tend to be large and difficult to follow

→ Programs are machine dependent, thus the complete program has to be rewritten if the hardware is changed

→ The programmer has to have the complete knowledge of the process architecture and instruction set.

Mnemonic	Format	Opcode	Effect	Notes
ABD m	3/4	18	$A \leftarrow (A) + (m..m+2)$	
ADDF m	3/4	58	$F \leftarrow (F) + (m..m+5)$	X F
ABDR r1,r2	2	90	$r2 \leftarrow (r2) + (r1)$	X
AND m	3/4	40	$A \leftarrow (A) \& (m..m+2)$	
CLEAR r1	2	84	$r1 \leftarrow 0$	X
COMP m	3/4	28	$(A) : (m..m+2)$	C
COMPF m	3/4	88	$(F) : (m..m+5)$	X F C
CONTR r1,r2	2	A0	$(r1) : (r2)$	X C
DIV m	3/4	24	$A \leftarrow (A) / (m..m+2)$	X C
DIVF m	3/4	64	$F \leftarrow (F) / (m..m+5)$	X F
DIWR r1,r2	2	9C	$r2 \leftarrow (r2) / (r1)$	X
BR	1	C4	$A \leftarrow (F)$ [convert to integer]	X F
FLAGF	1	C0	$F \leftarrow (A)$ [convert to floating]	X F
HRO	1	F4	Half I/O channel number (A)	X X
J m	3/4	3C	$PC \leftarrow m$	
REQ m	3/4	30	$PC \leftarrow m$ if CC set to =	
KST m	3/4	34	$PC \leftarrow m$ if CC set to >	
LT m	3/4	38	$PC \leftarrow m$ if CC set to <	
JSUB m	3/4	48	$L \leftarrow (PC); PC \leftarrow m$	
LDA m	3/4	00	$A \leftarrow (m..m+2)$	
LDB m	3/4	68	$B \leftarrow (m..m+2)$	X
LDOH m	3/4	50	A [rightmost byte] $\leftarrow (m)$	
LDF m	3/4	70	$F \leftarrow (m..m+5)$	X F
LJL m	3/4	08	$L \leftarrow (m..m+2)$	
LDS m	3/4	6C	$S \leftarrow (m..m+2)$	X
LDT m	3/4	74	$T \leftarrow (m..m+2)$	X
LDX m	3/4	04	$X \leftarrow (m..m+2)$	
LPS m	3/4	D0	Load processor status from inovation beginning at address m (see Section 6.2.1)	P X
MUL m	3/4	20	$A \leftarrow (A) * (m..m+2)$	


Mnemonic	Format	Opcode	Effect	Notes
MULF m	3/4	60	$F \leftarrow (F) * (m..m+5)$	X F
MULR r1,r2	2	98	$r2 \leftarrow (r2) * (r1)$	X
NORM	1	C8	$F \leftarrow (F)$ [normalized]	X F
OR m	3/4	44	$A \leftarrow (A)   (m..m+2)$	
RD m	3/4	D8	A [rightmost byte] $\leftarrow$ data from device specified by (m)	P
RMO r1,r2	2	AC	$r2 \leftarrow (r1)$	X
RSUB	3/4	4C	$PC \leftarrow (L)$	
SHIFL r1,m	2	A4	$r1 \leftarrow (r1)$ ; left circular shift n bits. {In assembled instruction, $r2 = n-1$ }	X
SHIFR r1,n	2	A8	$r1 \leftarrow (r1)$ ; right shift n bits, with vacated bit positions set equal to leftmost bit of (r1). {In assembled instruction, $r2 = n-1$ }	X
SIO	1	F0	Start I/O channel number (A); address of channel program is given by (S)	P X
SGK m	3/4	EC	Protection key for address m $\leftarrow (A)$ (see Section 6.2.4)	P X
STA m	3/4	0C	$m..m+2 \leftarrow (A)$	
STB m	3/4	78	$m..m+2 \leftarrow (B)$	X
STCH m	3/4	54	$m \leftarrow (A)$ [rightmost byte]	
STF m	3/4	80	$m..m+5 \leftarrow (F)$	X F
STI m	3/4	D4	Interval timer value $\leftarrow$ {m..m+2} (see Section 6.2.1)	P X
STL m	3/4	14	$m..m+2 \leftarrow (L)$	
STS m	3/4	7C	$m..m+2 \leftarrow (S)$	X
STSW m	3/4	E8	$m..m+2 \leftarrow (SW)$	P
STT m	3/4	84	$m..m+2 \leftarrow (T)$	X
STX m	3/4	10	$m..m+2 \leftarrow (X)$	
SUB m	3/4	1C	$A \leftarrow (A) - (m..m+2)$	
SUBF m	3/4	5C	$F \leftarrow (F) - (m..m+5)$	X F




Mnemonic	Format	Opcode	Effect	Notes
SUBR r1,r2	2	94	$r2 \leftarrow (r2) - (r1)$	X
SVC n	2	B0	Generate SVC interrupt. (In assembled instruction, $r1 = n$ )	X
TD m	3/4	E0	Test device specified by (m)	P C
TIO	1	F8	Test I/O channel number (A)	P X C
TIX m	3/4	2C	$X \leftarrow (X) + 1$ ; (X): (m..m+2)	C
TIXR r1	2	B8	$X \leftarrow (X) + 1$ ; (X): (r1)	X C
WD m	3/4	DC	Device specified by (m) $\leftarrow$ (A) [rightmost byte]	P

**Instruction Formats**


Format 1 (1 byte):



Format 2 (2 bytes):



Format 3 (3 bytes):



Format 4 (4 bytes):



**Addressing Modes**

The following addressing modes apply to Format 3 and 4 instructions. Combinations of addressing bits not included in this table are treated as errors by the machine. In the description of assembler language notation, *c* indicates a constant between 0 and 4095 (or a memory address known to be in this

range); *m* indicates a memory address or a constant value larger than 4095. Further information can be found in Section 1.3.2.

The letters in the Notes column have the following meanings:

- 4 Format 4 instruction
- D Direct-addressing instruction
- A Assembler selects either program-counter relative or base-relative mode
- S Compatible with instruction format for standard SIC machine. Operand value can be between 0 and 32,767 (see Section 1.3.2 for details).

Addressing type	Flag bits n i x b p e	Assembler language notation	Calculation of target address TA	Operand	Notes
Simple	110000	op c	disp	(TA)	D
	110001	+op m	addr	(TA)	4D
	110010	op m	(PC) + disp	(TA)	A
	110100	op m	(B) + disp	((TA)	A
	111000	op c,X	disp + (X)	(TA)	D
	111001	+op m,X	addr + (X)	(TA)	4D
	111010	op m,X	(PC) + disp + (X)	(TA)	A
	111100	op m,X	(B) + disp + (X)	(TA)	A
	000- - -	op m	b/p/c/disp	(TA)	D S
	001- - -	op m,X	b/p/c/disp + (X)	(TA)	D S
Indirect	100000	op @c	disp	((TA))	D
	100001	+op @m	addr	((TA))	4D
	100010	op @m	(PC) + disp	((TA))	A
	100100	op @m	(B) + disp	((TA))	A
Immediate	010000	op #c	disp	TA	D
	010001	+op #m	addr	TA	4D
	010010	op #m	(PC) + disp	TA	A
	010100	op #m	(B) + disp	TA	A

Line	Source statement			
5	COPY	START	1000	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
15	CLOOP	JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	ZERO	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	THREE	SET LENGTH = 3
60		STA	LENGTH	
65		JSUB	WRREC	WRITE EOF
70		LDL	RETADR	GET RETURN ADDRESS
75		RSUB		RETURN TO CALLER
80	EOF	BYTE	C'EOF'	
85	THREE	WORD	3	
90	ZERO	WORD	0	
95	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
105	BUFFER	RESE	4096	4096-BYTE BUFFER AREA
110				
115				SUBROUTINE TO READ RECORD INTO BUFFER
120				
125	RDREC	LDX	ZERO	CLEAR LOOP COUNTER
130		LDA	ZERO	CLEAR A TO ZERO
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMP	ZERO	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOR
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIX	MAXLEN	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
190	MAXLEN	WORD	4096	
195				
200				SUBROUTINE TO WRITE RECORD FROM BUFFER
205				
210	WRREC	LDX	ZERO	CLEAR LOOP COUNTER
215	WLOOP	TD	OUTPUT	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	OUTPUT	WRITE CHARACTER
235		TIX	LENGTH	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
250	OUTPUT	BYTE	X'05'	CODE FOR OUTPUT DEVICE
255		END	FIRST	

Figure 2.1 Example of a SIC assembler language program.

ASCII CODE  
A: 65  
B: 47

Line	Loc	Length	Source statement	Object code
			LABEL    OPCODE    OPERAND	
5	1000		COPY    START    1000	
10	1005	3	FIRST    STL    RETADR	141033
15	1008	3	CLOOP    JSUB    RDREC	482039
20	1006	3	LDA    LENGTH	001036
25	1009	3	COMP    ZERO	281030
30	100C	3	JSQ    ENDFIL	301015
35	100F	3	JSUB    WRREC	482061
40	1012	3	J    CLOOP	301003
45	1015	3	ENDFIL    LDA    EOF	00102A
50	1018	3	STA    BUFFER	001039
55	101B	3	LDA    THREE	00102D
50	101E	2	STA    LENGTH	001036
65	1021	3	JSUB    WRREC	482061
70	1024	3	LDL    RETADR	081033
75	1027	3	RSUB	400000
80	102A	3	EOF    BYTE    C'EOF'	454E46
85	102D	3	THREE    WORD    3 <i>3 bytes</i>	000003
90	1030	3	ZERO    WORD    0	000000
95	1033	3	RETADR    RESW    1 <i>→ 1000</i>	
100	1036	3	LENGTH    RESW    1	
105	1039	1000	BUFFER    RESB    4096 <i>(1000 in hexadecimal)</i>	
110				
115			<i>1000</i> <i>offset</i> SUBROUTINE TO READ RECORD INTO BUFFER	
120				
125	2039	3	RDREC    LDX    ZERO	041030
130	203C	3	LDA    ZERO	001030
135	203F	3	RLOOP    TD    INPUT	E0205D
140	2042	3	JEQ    RLOOP	30203F
145	2045	3	RD    INPUT	D8205D
150	2048	3	COMP    ZERO	281030
155	204B	3	JEQ    EXIT	302057
160	204E	3	STCH    BUFFER, X	549039
165	2051	3	TIX    MAXLEN	2C205E
170	2054	3	JLT    RLOOP	38203F
175	2057	3	EXIT    STX    LENGTH	101036
180	205A	3	RSUB	400000
185	205D	3	INPUT    BYTE    X'F1'	F1
190	205E	3	MAXLEN    WORD    4096	001000
195			<i>→ needs 2 bytes</i>	
200			SUBROUTINE TO WRITE RECORD FROM BUFFER	
205				
210	2061	3	WRREC    LDX    ZERO	041030
215	2064	3	WLOOP    TD    OUTPUT	E02079
220	2067	3	JEQ    WLOOP	302064
225	206A	3	LDCH    BUFFER, X	509039
230	206D	3	WD    OUTPUT	DC2079
235	2070	3	TIX    LENGTH	2C1036
240	2073	3	JLT    WLOOP	382064
245	2076	3	RSUB	400000
250	2079	3	OUTPUT    BYTE    X'05'	05
255	207A	3	END    FIRST	<i>1 Byte</i>

Figure 2.2 Program from Fig. 2.1 with object code.

The following program contains a main routine that reads records from an input device (code: FI) and copies them to output device (code: VS).

main function calls subroutine RDBEC to read a record into a buffer and subroutine WRREC to write record from the buffer to output device.

Each subroutine transfers one record one character at a time because only I/O instructions available are RD and WD.

Since the I/O rates of two devices (disk and a printing terminal) may be different, a buffer is used. The end of each record is marked with a null character ie 00 (in hexadecimal). If a record is longer than length of buffer (4096 bytes) then only the first 4096 bytes are copied. The end of file to be copied is indicated by a zero length record.

The program indicates EOF (End of File) on output device when the zero length record (ie end of file) is detected. The program terminates by executing the RSUB instruction since it was called by ISUB instruction.

## Procedure to generate object code and object Program (Intermediate File).

note: We have assumed that the program starts at address 1000.

- 1) First and foremost write the LOC/R addresses
  - START 1000
  - Add 3 bytes for each instructions. (∵ instruction format for src r/c is 24bits i.e. 3 bytes)
  - BYTES C 'EOF' : count the length of constant and add those many bytes
  - RESW 2000 : then it should be  $2000 \times 3 \text{ bytes} = 6000 \text{ B} = 1770 \text{ (H)}$  added to previous address
  - RESW 1 : add just 3 bytes
  - RESB 2000 : convert 2000 to hexadecimal ( $\rightarrow 7 \text{ D0}$ ) i.e. 7D0 bytes and add
  - RESB 4096 :  $4096 \rightarrow 1000 \text{ (H)}$  is added to previous value
  - WORD 3 or WORD 0  $\rightarrow$  3 bytes added.

- 2) Start creating the object code.
  - Convert mnemonic operation codes to their machine language equivalent. Ex: STL to 14
  - Convert symbolic operands to their equivalent machine address Ex: RETADR to 1033 (forward reference)

→ Build machine instructions in proper format 7

- a) Direct addressing :  $X=0$  : TA = address
- b) Indexed addressing :  $X=1$  : TA = address + (X)

→ indicated by symbol 'X'

Ex: STCH BUFFER, X → line no. 160

→ Convert the data constants into their machine representation. Ex: - EDF to H54FH6 (line no 80)

(A = 65, a = 97)  
 $\hookrightarrow (41)_{16}$        $\hookrightarrow (61)_{16}$

3) Write the object program (Intermediate File)

→ Object program contains three type of records.

- a) Header Record      b) Text Record      c) End Record.

a) Header Record : Contains program name, starting address and length of program.

column 1	H
col. 2-7	Program name
col. 8-13	starting address of object program (Hexadecimal)
col. 14-19	Length of object program in byte (Hexadecimal)

Ex: S <sup>→ name of program</sup> COPY START <sup>1000</sup> <sub>↳ starting address</sub>

25B 207A BYD

length of program = last address - starting address  
 $= 207A - 1000 = 107A$

∴ H COPY ^ 001000 ^ 00107A (Header Record)

b) Test Record :

Test record contains the translated instructions (machine code) and data of the program together with an indication of addresses where they are to be loaded.

col. 1	T
col. 2-7	starting address for object code in this record (hexadecimal)
col. 8-9	length of object code in this record in bytes (hexadecimal)
col. 10-69	object code represented in hexadecimal (2 columns per byte of object code)

↓ note.

60 columns  
 $\Rightarrow 10$  words  $\Rightarrow 30$  bytes  $\Rightarrow (1E)_{16}$

length of object code.

Ex:    10    1000    FIRST    SFL    RETADDR     $\frac{141033}{3 \text{ bytes each}}$  } 10 words  
           ⋮  
           SS    101B            LDA    THREE    00102D

Test record  $\rightarrow$

T ^ 001000 ^ 1E ^ 141033 ^ ..... ^ 00102D

↳ marker for separation

## c) End Record:

End record marks the end of the object program and specifies the address in the program where execution is to begin. If no operand is ~~used~~ <sup>specified</sup> then the address of the first executable instruction is used.

col 1	E
col 2-7	Address of first executable instruction in object program (hexadecimal)

Ex:    10    1000    FIRST    STL    RETADR    141033  
               :  
               :  
               :  
           255            END    FIRST

End record  $\rightarrow$  E\_001000



Let us start for the given program in Fig. 2.11

Given opcodes

STL - 14	J - 3C	LDX - 04	JLT - 38	F - H6
JSUB - 4B	STA - 0C	TD - E0	LDCH - 50	
LDA - 00	STX - 10	RD - 08	WD - DC	
COMP - 28	LDL - 08	STCH - 54	E - H5	
JEQ - 30	RSUB - 4C	TIX - 2C	O - HF	

① start incrementing LOCAR

Initially it is 1000.

→ start adding 3 bytes each line (1000 line no. 5 to

105

→ 105 1039 BUFFER RESB 1096  
 ↳ convert to hexadecimal  
 $(1096)_{10} = 448$

∴ add 1000 bytes to 1039 = 2039

∴ line no. 125 starts at 2039<sup>th</sup> address continue till  
 line no. 185.

→ 185 205D INPUT BYTE X 'F' F1  
 1 byte

∴ add only 1 byte to 205D ⇒ 205E at line no  
 190.

→ 190 205E MAXLEN WORD 4096 001000  
 ↳ word = 3 bytes not 1000  
 byte



∴ 3 bytes added to 205E ⇒ 2061 at line no. 210

→ 210 2061 WRREC LDX ZERO D41030.  
 continue the same till end.

→ 255 207A END FIRST

③ object code for each line.



→ Every line is direct addressing except line no 160



(ii) 160 204E STCH BUFFER, X → indicates indirect addressing

SH

address of buffer = 1039




⇓

5 H 9 0 3 9

∴ 160 204E STCH BUFFER, X 5H9039

(iv) Same for line number 225



∴ 225      206A      LDXH      BUFFER, X      509039

④ Object program for Fig 3.2

H COPY    001000 00107A  
 T 001000 1E 01033 82039 001036 281030 301015 482061 3C1003 ... 00102D  
 T 00101E 1S 0C1036 482061 081035 4C0000 45HFHE 000003 000000  
 T 002039 1E 0H1030 001030 ED205D 30203F D8205D 281030 30205 ... 38203F  
 T 002057 1E 01036 4C0000 F1001000 0H1036 ED2079 302064 ... 2C1036  
 T 002073 07 382064 4C0000 05  
 E 001000

⑤

SYMBOL TABLE

Symbol name	Value of the symbol
FIRST	1000
CLOOP	1003
ENDFIL	1015
EDF	102A
THREE	102D
ZERO	1030
RSTADR	1033
LENGTH	1036
BUFFER	1039
RDRBL	2039
RLOOP	203F

Symbol Name	Value
EXIT	2057
INPUT	205D
MAXLBT	205E
WRRECL	2061
WLOOP	2064
OUTPUT	2079



## Functions of Pass-I and Pass-II

Pass 1:

- Assign addresses to all statements in the program
- Save the values (addresses) assigned to all labels for use in Pass 2
- Perform some processing of assembler directives (includes processing that affects address assignment, such as determining the length of data areas defined by BYTE, RESB etc)

Pass 2:

- Assemble instructions (Translating operation codes and looking up addresses)
- Generate data values defined by BYTE, WORD etc
- Perform processing of assembler directives not done during pass-1
- Write the object program and the assembly listing.

Pass 1:

```

begin
  read first input line
  if OPCODE = 'START' then
    begin
      save #[OPERAND] as starting address
      initialize LOCCTR to starting address
      write line to intermediate file
      read next input line
    end (if START)
  else
    initialize LOCCTR to 0
  while OPCODE ≠ 'END' do
    begin
      if this is not a comment line then
        begin
          if there is a symbol in the LABEL field then
            begin
              search SYMTAB for LABEL
              if found then
                set error flag (duplicate symbol)
              else
                insert (LABEL,LOCCTR) into SYMTAB
            end (if symbol)
          search OPTAB for OPCODE
          if found then
            add 3 (instruction length) to LOCCTR
          else if OPCODE = 'WORD' then
            add 3 to LOCCTR
          else if OPCODE = 'RESW' then
            add 3 * #[OPERAND] to LOCCTR
          else if OPCODE = 'RESB' then
            add #[OPERAND] to LOCCTR
          else if OPCODE = 'BYTE' then
            begin
              find length of constant in bytes
              add length to LOCCTR
            end (if BYTE)
          else
            set error flag (invalid operation code)
          end (if not a comment)
        write line to intermediate file
        read next input line
      end (while not END)
    write last line to intermediate file
    save (LOCCTR - starting address) as program length
  end (Pass 1)

```

Figure 2.4(a) Algorithm for Pass 1 of assembler.

Pass 2:

```

begin
  read first input line {from intermediate file}
  if OPCODE = 'START' then
    begin
      write listing line
      read next input line
    end {if START}
  write Header record to object program
  initialize first Text record
  while OPCODE ≠ 'END' do
    begin
      if this is not a comment line then
        begin
          search OPTAB for OPCODE
          if found then
            begin
              if there is a symbol in OPERAND field then
                begin
                  search SYMTAB for OPERAND
                  if found then
                    store symbol value as operand address
                  else
                    begin
                      store 0 as operand address
                      set error flag (undefined symbol)
                    end
                end {if symbol}
              else
                store 0 as operand address
                assemble the object code instruction
            end {if opcode found}
          else if OPCODE = 'BYTE' or 'WORD' then
            convert constant to object code
            if object code will not fit into the current Text record then
              begin
                write Text record to object program
                initialize new Text record
              end
            add object code to Text record
          end {if not comment}
        write listing line
        read next input line
      end {while not END}
    write last Text record to object program
    write End record to object program
    write last listing line
  end {Pass 2}

```

Figure 2.4(b) Algorithm for Pass 2 of assembler.





d) Addressing mode are determined based on 6 bits

n i x b p e

(i) →

n	i	x	Addressing mode
1	0		Indirect addressing
0	1		Immediate
** 1	1		not immediate, not indirect
0	0	v	Simple addressing
		1	Indexed addressing
		0	Direct addressing

(ii)

b	p	e	Addressing mode
0	1		Program Counter Relative
1	0		Base relative
** 1	1		Invalid (can't be set)
0	0	v	NO PC relative, no base relative
		1	Format 4 instructions
		0	Format 3 instructions

Different addressing mode notations

- 1) Indirect Addressing : @
- 2) Immediate Addressing : #
- 3) Extended Format : +
- 4) Indexed Addressing : operand, X
- 5) Character string : C ' '
- 6) Base - Register : BASE
- 7) Current value of PC : \*

→ The addressing priority are as follows

a) PC relative addressing :  $-2048 \leq \text{disp} \leq 2047$   
( $FFFFFF800 \leq \text{disp} \leq 7FF$ )

b) Base relative addressing :  $0 \leq \text{disp} \leq 4095$   
( $0 \leq \text{disp} \leq FFF$ )

c) Extended Instruction Format :

note: negative numbers are represented in 2's complement

Procedure to create object code for SIC/XE program

1) Write the LOCCTR addresses for each instruction in the program.

→ if operand field is

(i) memory address → Format 3 ⇒ Add 3 bytes

(ii) Register - Register → Format 2 ⇒ Add 2 bytes

(iii) + before operand → Format n ⇒ Add n bytes

→ if it is RESLO 2000

•  $2000 \times 3 \text{ bytes} = (6000)_d = (1770)_H \Rightarrow$  Add these many bytes to previous address.

• multiplication by 3 ∵ each word is 3 bytes

→ RESLO 1 ⇒ Add just 3 bytes

→ RESB 2000 ⇒ Add 2000 bytes in hexadecimal

ie  $(2000)_d = (7D0)_H$

→ RESB 1096

$(1096)_d = (1000)_H \Rightarrow$  Add 1000 bytes

→ BYTE C 'EOF'  $\Rightarrow$  Count the length of constant

and add those many bytes

→ Enter the labels onto SYMTAB (pass 1)

2) Once we are done with LOCCTR calculation and then

finding program length = END address - start address

3) now start creating the object code (Pass 2) based on different addressing mode and set corresponding bits and calculate displacement

→ For extended format, displacement = address

→ For Reg-to-Reg instruction, write the opcode address followed by register numbers.

Ex: CLEAR X  $\Rightarrow$  B110 (Format 2)

(1)  $\rightarrow$  number of X register in the list

→ For PC relative,  $disp = TA - PC$

→ For Base relative,  $disp = TA - (B)$

Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
12		LDB	#LENGTH	ESTABLISH BASE REGISTER
13		BASE	LENGTH	
15	CLOOP	+JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		+JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		+JSUB	WRREC	WRITE EOF
70		J	@RETADR	RETURN TO CALLER
80	EOF	BYTE	C'EOF'	
95	RETADR	RESW	1	
100	LENGTH	RESW	3	LENGTH OF RECORD
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
110	.			
115	.	SUBROUTINE TO READ RECORD INTO BUFFER		
120	.			
125	RDREC	CLEAR	X	CLEAR LOOP COUNTER
130		CLEAR	A	CLEAR A TO ZERO
132		CLEAR	S	CLEAR S TO ZERO
133		+LDT	#4096	
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMPR	A,S	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF ECR
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIXR	T	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
195	.			
200	.	SUBROUTINE TO WRITE RECORD FROM BUFFER		
205	.			
210	WRREC	CLEAR	X	CLEAR LOOP COUNTER
212		LDT	LENGTH	
215	WLOOP	TD	OUTPUT	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	OUTPUT	WRITE CHARACTER
235		TIXR	T	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
250	OUTPUT	BYTE	X'05'	CODE FOR OUTPUT DEVICE
255		END	FIRST	

Figure 2.5 Example of a SIC/XE program.

Line	Loc	Source statement	Object code
5	0000	COPY START 0	
10	0000	* FIRST STL RETADR	17202D
12	0003	* LDB #LENGTH	69202D
13		RASE LENGTH	
15	0006	* CLOOP +JSUB RDREC	4B101036
20	000A	* LDA LENGTH	032026
25	000D	* COMP #C	29C000
30	0010	* JEQ ENDFIL	332007
35	0013	* JSUB WRREC	4B10105D
40	0017	* J CLOOP	3F2FEC
45	001A	* ENDFIL LDA EOF	032010
50	001D	* STA BUFFER	0F2C16
55	0020	* LDA #3	010003
60	0023	* STA LENGTH	0F200D
65	0026	* JSUB WRREC	4B10105D
70	002A	* J RETADR	3E2003
80	002D	* EOF BYTE C'EOF'	454F46
95	0030	* RETADR RESW 1	
100	0033	* LENGTH RESW 2	
105	0036	* BUFFER RESB 4096 => (1000)16	
110			
115		SUBROUTINE TO READ RECORD INTO BUFFER	
120			
125	1036	* RDREC CLEAR X	B410
130	1038	* CLEAR A	B400
132	103A	* CLEAR S	B440
133	103C	* +LDT #4096	75101000
135	1040	* RLOOP TD INPUT	E32019
140	1043	* JEQ RLOOP	332FFA
145	1046	* RD INPUT	DE2013
150	1049	* COMPR A, S	A034
155	104B	* JEQ EXIT	332008
160	104E	* STCH BUFFER, X	57C003
165	1051	* TIXR T	B850
170	1053	* JLT RLOOP	3B2FEA
175	1056	* EXIT STX LENGTH	134000
180	1059	* RSUB	4F0000
185	105C	* INPUT BYTE X'F1'	F1
195			
200		SUBROUTINE TO WRITE RECORD FROM BUFFER	
205			
210	105D	* WRREC CLEAR X	B410
212	105F	* LDT LENGTH	774000
215	1062	* WLOOP TD OUTPUT	E32011
220	1065	* JEQ WLOOP	332FFA
225	1068	* LDCH BUFFER, X	53C003
230	106B	* WD OUTPUT	DF2008
235	106E	* TIXR T	B850
240	1070	* JLT WLOOP	3B2FEF
245	1073	* RSUB	4F0000
250	1076	* OUTPUT BYTE X'05'	05
255	1077	* END FIRST	

Figure 2.6 Program from Fig. 2.5 with object code.

Consider the example of figure 2.5

- 1) Add the length of each instruction and add it to LOCCTR and find the program length

$$\text{Program length} = \begin{matrix} \text{End} \\ \text{start address} \end{matrix} - \text{start address}$$

$$= 1077 - 0000 = 1077$$

- 2) Create the symbol table

page 1

Symbol name	PC value
FIRST	0000
LOOP	0006
ENDFIL	001A
EOF	002D
RETADR	0030
LENGTH	0033
BUFFER	0036
RDREC	1036
RLOOP	1040
EXIT	1056
INPUT	105C
WRREC	105D
LOLOOP	1062
OUTPUT	1076




15    0003    LDB  
68    #LENGTH  
0033

- opcode for LDB = 68
- it is imm calculate disp.

TA = PC + disp  
 disp = TA - PC = 0033 - 0006 = 002D

- PC relative ∴ operand is memory address
- it is immediate so P=1




LDB #LENGTH ⇒ 692.02D

15    0006    CLOOP    +JSUB    RDRRC    → format #4  
 H8    0030

- disp = (operand) ∴ it is extended format (F4)
- 001036 (20 bits)

- not immediate, not indirect n=1, i=1.

- extended e=1



CLOOP + JSUB RDRRC ⇒ HB101036




20 0000 LDA LENGTH → format 3

→ PC relative,  $disp = TA - PC$   
 $P=1$   $= 0033 - 0000 = 026$

→ not immediate, not indirect, not indexed so

$n=1, i=1, z=0$




LDA LENGTH ⇒ 032026

25 0000 (CMP #0

→ immediate not PC relative because operand is direct value but not memory address.

∴ displacement = operand = 000

→ immediate addressing  $n=0, i=1, b=0, p=0$



CMP #0 ⇒ 290000

JEB  
3C

ENDFIL  
001A


⇒ Format 3

• PC relative ∴  $disp = TA - PC$

$$= 001A - 0013 = 007$$

within range

• not immediate, not indirect  $n=1, i=1$



3 3                      2 007

∴ JEB ENDFIL ⇒ 332007


+ JSUB  
4B

WORREC  
10SD

⇒ Format H

• displacement = address of operand

$$= 010SD$$



H                      B                      1010SD

+ JSUB WORREC ⇒ HB1010SD

J  
3C

LOOP  
0006

⇒ Format 3


$$disp = TA - PC = 0006 - 001A$$

$$= -14 \text{ (it takes 2's complement)}$$

$$= REC$$

• it is PC relative  $P=1$


• not immediate, not indirect  $n=0, i=1$



object code: 3 F 2 FEC

M5 001A 0020: LDA 002D  $\Rightarrow$  Format 3 (PC relative)


$$dsp = TA - PC = 002D - 001D = 0010$$



LDA 002D  $\Rightarrow$  032010

M6 001F 0020: SIA 0036  $\Rightarrow$  Format 3 (PC relative)


$$dsp = TA - PC = 0036 - 0020 = 0016$$



SIA 0036  $\Rightarrow$  0F2016

M7 001: LDA #3  $\Rightarrow$  immediate address

$$dsp = 003$$



LDA #3  $\Rightarrow$  010003



130 1047 COMPR R, S  $\Rightarrow$  A004  
A0


140 1051 TXR T  $\Rightarrow$  B850  
B8

145 1054 TXR T  $\Rightarrow$  B850  
B8

210 1050 ORPEL X  $\Rightarrow$  B410  
B4


133 1030 ADDY #4096  $\Rightarrow$  Format 4 & Immediate addressing

$$\text{disp} = (4096)_{16} = 01000$$




135 1040 RLODF T IMDI  $\Rightarrow$  Format 3 + PC relative  
E0 105C

$$\text{disp} = \text{TA} - \text{PC} = 105C - 1043 = 019$$



140 1048 3FC FFA0P ⇒ Format 3 + PC relative  
30 1040


$disp = TA - PC = 1040 - 1046 = -6$



↓  
2's complement  
↓  
FFA


155 104B 7C5 0X17 ⇒ Format 3 + PC relative  
30 1056

$disp = TA - PC = 1056 - 1048 = 008$



145 1046 RD 17PC5 ⇒ Format 3 + PC relative  
D8 105C

$disp = TA - PC = 105C - 1049 = 013$











$$\text{disp} = \text{TA} - \text{B} = 0033 - 0033 = 0000$$




813 1062  $\text{LDRD}$   $\text{FD}$   $\text{E07761}$  ⇒ format 3 + PC relative  
 $\text{E0}$   $1076$

$$\text{disp} = \text{TA} - \text{PC} = 1076 - 1065 = 011$$



810 1068  $\text{FEB}$   $\text{10LEDP}$  ⇒ format 3 + PC relative  
 $30$   $1062$

$$\text{disp} = \text{TA} - \text{PC} = 1062 - 1068 = \text{FFA}$$



825 106B  $\text{LDCH}$   $\text{BUFFER, X}$  ⇒ indexed  
 $50$   $0036$

$$\text{disp} = \text{TA} - \text{PC} = 0036 - 106B = -1035 > 204?$$

∴ go for base-relative mode

$$\text{disp} = \text{TA} - \text{B} = 0036 - 0033 = 0003$$



4) object program

H<sub>copy</sub> ^ 000000 ^ 001077

T<sub>^</sub> 000000 ^ 1D ^ 17202D ^ 69202D ^ HB101036 ^ 03202E ^ 790000 ^ 332007 ^ HB10105D ^  
3F2FEC ^ 032010

T<sub>^</sub> 00001D ^ 13 ^ 0F2016 ^ 010003 ^ 0F207D ^ HB10105D ^ 3E2003 ^ H54F46

T<sub>^</sub> 001036 ^ 1D ^ B410 ^ B400 ^ B440 ^ 75101000 ^ E32017 ^ 332FFA ^ DB2013 ^ A004 ^  
332FFA ^ DB4013 ^ A004 ^ 332008 ^ 57C003 ^ B85D

T<sub>^</sub> 001053 ^ 1D ^ 3B2FEA ^ 134000 ^ HF0000 ^ F1 ^ B410 ^ 774000 ^ E32011 ^ 332FFA ^  
58C003 ^ DF2008 ^ B85D

T<sub>^</sub> 001070 ^ 07 ^ 3B2FEF ^ HF0000 ^ 05

E ^ 000000

Loading into memory

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	17	20	2D	69	20	2D	4B	10	10	36	03	20	26	29	00	00
0010	33	20	07	4B	10	10	5D	3F	2F	6C	03	20	10	0F	20	16
0020	01	00	03	0F	20	0D	4B	10	10	5D	3E	20	03	H5	4F	46
0030	RETADR			LENGTH												
:	BUFFER															
:																
1030							B4	10	B4	00	B4	40	75	10	10	00
1040	E3	20	19	33	2F	FA	DB	20	13	A0	04	33	20	08	57	C0
1050	03	B8	50	3B	2F	EA	13	40	00	4F	00	00	F1	B4	10	77
1060	40	00	E3	20	11	33	2F	FA	53	C0	03	DF	20	08	B8	50
1070	3B	2F	EF	4F	00	00	05	(5)								

1. Generate the complete object program for the following assembly level program

CLEAR - Bk, LDA - 00, LDB - 67, ADD - 18, TIX - 8C,

JLT - 32 STA - 0C

PASS-I	LENGTH	LABEL	OPCODE	OPERAND	PASS-II
0000		SUM	START	0	
0000	2		CLEAR	X	BH10
0002	3		LDA	#0	010000
0005	4		+LDB	#TOTAL	69101789
			BASE	TOTAL	
0009	3	LOOP	ADD	TABLE, X	1BA00P
000C	3		TIX	COUNT	2F2007
000F	3		JLT	LOOP	3F2FF7
0012	4		+STA	TOTAL	0F101789
0016	3	COUNT	RESW	1	
0019	1770	TABLE	RESW	2000 (1770) <sub>H</sub>	
1789	3	TOTAL	RESW	1	
178C			END	FIRST	

$$\text{RESW } 2000 \Rightarrow 2000 \times 3 = (6000)_{\text{bytes}} = (1770)_{\text{H}}$$

$$\therefore 0019 + 1770 = 1789$$


$$\text{Program Length} = 178C - 0000 = 178C$$

1) 0000 CLEAR X (Register-to-Register)

⇒ directly opcode with register numbers


⇒ B410

2) 0002 LDR #0 ⇒ Immediate Addressing



3) 0005 +LDR #TOTAL ⇒ Extended & Immediate - Format II  
with PC relative + immediate

disp = operand address  
= 1789




4) 0009 LOOP ADD TABLE, X ⇒ indexed with PC relative

TA = PC + disp


disp = TA - PC

= 0019 - 000C = 000D



5) 000C FIX COUNT ⇒ Format-a

disp = 0016 - 000F = 0007




6) 000F JLT LOOP  $\Rightarrow$  Forward-3 PC relative

$$\text{disp} = \text{TA} - \text{PC}$$


$$= 0009 - 0012 = \text{FF7}$$

within range  $-2048 \leq \text{FF7} \leq 2047$



7) 0012 + STA TOTAL  $\Rightarrow$  Format 4

$$\text{disp} = \text{operand value} = 1789$$



object program (Pass-2)

H  $\wedge$  SUM  $\wedge$  0000  $\wedge$  00178C  
 T  $\wedge$  000000  $\wedge$  16  $\wedge$  BHD  $\wedge$  010000  $\wedge$  69101789  $\wedge$  1B00D  $\wedge$  2F2007  $\wedge$  3F2FF7  $\wedge$  0F101789  
 E  $\wedge$  000000

SYMTAB  $\rightarrow$   
 (Pass-1)

SIGNAL NAME	VALUE
LOOP	0009
COUNT	0016
TABLE	0019
TOTAL	1789

5. Generate the complete object program for the following assembly level program. Also indicate the contents of symbol table at the end. Assume standard SIC model and assume the following opcode codes in HEX


LDA = 00      STA = 0C      TIX = 3C      JLT = 3F  
 LDY = 0H      ADD = 18      RSUB = 4C

LOCCTR (PASS-1)	LENGTH	LABEL	OPCODE	OPERAND	OBJECT CODE
		SUM	START	H000	
H000	3	FIRST	LDY	ZERO	0H5788
H003	3		LDA	ZERO	005788
H006	3	LOOP	ADD	TABLE,X	18C015
H009	3		TIX	COUNT	2C5785
H00C	3		JLT	LOOP	38400B
H00F	3		STA	TOTAL	0C578B
H012	3		RSUB		4C0000
H015	1770	TABLE	RESLO	2000 (1770)H	
5785	3	COUNT	RESLO	1	
5788	3	ZERO	WORD	0	000000
578B	3	TOTAL	RESLO	1	
578E			END	FIRST	


$$\text{Program length} = \text{END address} - \text{starting address} \\ = 578E - H000 = 178E$$

→ Since it is SIC program, we have two addressing mode  
 ← direct addressing (x=0)  
 ← indexed addressing (x=1)


so directly put opcode with operand address



1) H000 FIRST LDN ZERO



2) H006 ADD TABLE, X => indirect addressing  
18 4015



SYMTAB

NAME	VALUE
FIRST	H000
LOOP	H006
TABLE	H015
COUNT	5785
ZERO	5788
TOTAL	578B

object program

H ^ SUM ^ H000 ^ 00178E

T ^ 00H00 ^ 15 ^ 045788 ^ 005788 ^ 18C015 ^ 2C5785 ^ 38H006 ^ 0C578B ^ H10000

T ^ 005788 ^ 03 ^ 000000

E ^ 00H000



# LOADING INTO MAIN MEMORY

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000																
0010																
⋮																
H000	04	57	88	00	57	88	18	00	15	2C	57	85	38	40	06	0C
H010	57	8B	4C	00	00											
H020																
⋮																
⋮																
⋮																
5780																
5790																

TABLE  
\* \* \* \* \*

COUNT    00   00   00    TOTAL

3. Generate the object code for each statement in the following sdc/xi program and generate the object program for the same.

LOCCTR	LENGTH	LABEL	OPCODE	OPERAND	OBJECT-CODE
		SUM	START	0	
0000	3	FIRST	LDX	#0	050000
0003	3		LDA	#0	010000
0006	4		+LDB	#TABLE2	69101790
			BASE	TABLE2	
000A	3	LOOP	ADD	TABLE, X	1BA013
000D	3		ADD	TABLE2, X	1BC000
0010	3		TIX	COUNT	2F200A
0013	3		JLT	LOOP	3B2FFH
0016	4		+STA	TOTAL	0F102F00
001A	3		RSUB		4F0000
001D	3	COUNT	RESW	1	
0020	1770	TABLE	RESW	2000 (1770)	
1790	1770	TABLE2	RESW	2000 (1770)	
2F00	3	TOTAL	RESW	1	
2F03		END	FIRST		

LDX = 04

LDB = 68

TIX = 2C

STA = 0C

LDA = 00

ADD = 18

JLT = 38

RSUB = 4C

→ keep assigning the length for each instruction

based on

- (i) 1st operand is memory address — 3 byte
- (ii) 1st operand is register — 2 byte
- (iii) + Extended format — 4 byte


→ Find the LOCAR value ; Program length = 8FD3 - 0000 = 2FD3

→ Create SYMTAB


name	value
FIRST	0000
LOOP	000A
COUNT	001D
TABLE	0020
TABLES	1790
TOTAL	2FD0

→ object code for each instruction

1) 0000 FIRST LDX #0 → immediate addressing



2) 0003 LDA #0 → immediate addressing




3) 0006 +LDB #TABLE2 → Extended + immediate 26

$$TA = PC + disp$$

$$disp = TA - PC = 1770 - 000A = 000A$$

$$disp = \overset{\text{target}}{\text{address}} = \underline{01790}_{\text{20bit}}$$




$$6 \quad 9 \quad 101790 \Rightarrow 69101790$$

4) 000A LOOP ADD TABLE, X → Indexed + PC relative

$$TA = PC + disp$$

$$disp = TA - PC = 0020 - 000D = 0013$$



$$1 \quad B \quad A \quad 013 \Rightarrow 1BA013$$

5) 000D ADD TABLE2, X → Indexed + base relative  
 (∵ TABLE2 is stored in base register)

Initially we can try for PC-relative & checkout whether displacement is within the range.


$$disp = TA - PC$$

$$= 1790 - 0010 = (1780)_H \Rightarrow (6016)_d > (2047)_d$$

∴ go for base relative

$$disp = TA - B \text{ (look for address of TABLE2 in SYMMIAB)}$$


$$= 1790 - 1790 = 0000$$



$$1 \quad B \quad C \quad 000 \Rightarrow 1BC000$$

6) 0010 TLX (COUNT) → PC relative


$$\text{disp} = \text{TA} - \text{PC} = 001D - 0013 = 000A$$



$$2 \quad \text{F} \quad 2 \quad 00A \Rightarrow 2F200A$$

7) 0013 JLT LOOP ⇒ PC relative


$$\text{disp} = \text{TA} - \text{PC} = 000A - 0016 = FFH$$



$$3 \quad \text{B} \quad 2 \quad \text{FFH} \Rightarrow 3B2FFH$$


8) 0016 + STA TOTAL ⇒ Extended (Format 4)

$$\text{disp} = \text{address TOTAL} = 2F00$$



$$0 \quad \text{F} \quad 1 \quad 02F00$$

9) RSUB 001A RSUB  
⇒ no operand ∴ no displacement



$$h \quad \text{F} \quad 0 \quad 000 \Rightarrow hF0000$$

→ Object program

H ^ SUM ^ 000000 ^ 008F03

T ^ 000000 ^ 1D ^ 050000 ^ 010000 ^ 69101790 ^ 1BA013 ^ 1BC000 ^ 2F200A ^ 3B2FFH  
^ 0F1D2F00 ^ HF0000

E ^ 000000

→ loader loads into memory

	D	1	2	3	4	5	6	7	8	9	A	B	C	D	E	E
0000	05	00	00	01	00	00	69	10	17	90	1B	A0	13	1B	00	00
0010	2F	30	0A	3B	2F	FH	0F	10	2F	00	HF	00	00	TABLE		
001F	TABLE															
:	TABLE															
1790	TABLE															
:	TABLE															
2F00	TABLE															

11 Generate the machine code for the following SIC/XE program

Given JSUB = A0, LDA = 80, LDX = 60, STA = 50, COMP = 90,

RSUB = HC JEQ = BD, J = BS

LOCCTR	LENGTH	LABEL	OPERCODE	OPERAND	OBJECTIVE CODE
		COPY	START	1000	
1000	4	CLOOP	+JSUB	RDPREC	
	3		LDA	LENGTH	
	3		COMP	ZERO	
	3		JEQ	EXIT	
	3		J	CLOOP	
	3	EXIT	STA	BUFFER	
	3		LDA	THREE	
	3		STA	TOTAL_LENGTH	
	3		RSUB		
		BUFFER	RESLO	100	
	3	EOF	BYTES	'EOF'	
	3	ZERO	WORD	0	
	4	THREE	WORD	3	
	3	LENGTH	RESW	1	
	3	TOTAL_LENGTH	RESW	1	
	3	RDPREC	LDX	ZERO	

2.2.3. Program Relocation  
 Absolute Assembly program is one which executes property, only if program is loaded from specified location.

Ex: All SIC programs are absolute assembly program

Consider the SIC program:

5	1000	COPY	START	1000	
10	1000	FIRST	SIL	RETADDR	141033
15	1003	CLOOP	TSUB	RDREC	H82039
	:				
55	101B		LDA	THREE	00102D
	:				
85	102D	THREE	WORD	3	000003

- Here program is loaded at address 1000.
- line no. 55 specifies that the register A is to be loaded from memory address 102D (object code).
- Suppose we attempt to load and execute the program at address 2000 instead of address 1000, the address 102D will not contain the value that we expected, as it might be part of some other user's program.
- obviously we need to make some change in the address portion of this instruction so we can load and execute the program at address 2000.



→ At the same time, there are statements like  
line no. 05. which generate a constant 3,  
that should remain the same regardless of where  
the program is loaded.

→ From the object code, we can't it is not possible  
to tell which values represent addresses and  
which represent constant data items.

→ This is all because the assembler doesn't  
know the actual location where the program  
will be loaded till load time. ∴ it cannot  
make the necessary changes required.

→ Only parts of the program that require modification  
at load time are those that specify direct  
addresses.

This is achieved through relocatable program for SIC/XE  
program relocation  
machines.)

### 3.3.2. Program Relocation

Program relocation is a process of modifying the addresses used in address sensitive instructions of a program such that program can execute correctly from allocated memory area. It is often needed to have more than one program at same time, sharing the memory and other resources of the machine. Because of this, it is necessary to load a program into memory whenever it is available. Hence relocation of the addresses in the program is required and this will be done during loading time. Assembler only indicates those instructions which need modification and this information is passed to loader.

- The Assembler solves the relocation problem as follows:
- Keeping track of operand address relative to start of a program
  - Generating commands for loader which add the beginning address to operand relative address

The An object program that contains the information necessary to perform this kind of modification is called a "relocatable program". We can accomplish this with a modification record as follows

## Modification Record

col. 1 m

col 2-7 starting location of the address field to be modified, relative to the beginning of the program

col 8-9 length of the address field to be modified, in half-bytes (hexadecimal).

→ The length is stored in half-bytes (rather than bytes) because the address field to be modified may not occupy an integral number of bytes.  
Ex: 20 bits = 5 half-bytes

→ The starting location is the location of the byte containing the leftmost bits of the address field to be modified. If this field occupies an odd number of half-bytes, it is assumed to begin in the middle of the first byte at the starting location.

Ex: SIC/XE program

5	0000	COPY	START		
10	0000	FIRST	STL	RETADR	17202D
12	0003		LDB	#LENGTH	69202D
13			BASE	LENGTH	
15	0006	LOOP	+JSUB	RDREC	HB101036
35	0013		+JSUB	WRREC	AB10105D
40	0017		J	LOOP	3E2FE1
65	0026		+JSUB	WRREC	HB10105D
100	0036	BUFFER	RESB	4096	
125	1036	RDREC	CLEAR	X	BH10

programs is loaded at address 0000




Fig: Example for program relocation

- JSUB instruction at line 15 is loaded at address 0005
- The address field contains 01036 (address of RDRFC)


$$15 \quad 0006 \quad +JSUB \quad RDRFC \quad \underline{HBI01036}$$

- Suppose we want to load this program beginning at address 5000, as shown in fig (b), the address of instruction labeled RDRFC will be 6036.

- Likewise if we load at 7H20 as in fig (c), then address of RDRFC will be HB108456.

- It means, irrespective of the starting address loaded, RDRFC is always 1036 bytes past the starting address of the program. This is the reason we initialised the location counter to 0. (i.e. relative to the starting address)

- The modification record looks like



$$m_{1000007} \wedge 05$$

note: 05 because it is 20 bits address  $\Rightarrow$  05 half byte  $\Downarrow$   $05 \times 4 = 20$  bits

Actually at location 0007, first half byte is part of flag bits x, b, p, e. But length 05 tells loader to modify only last 5 half bytes. Hence instruction HBI remains unchanged.

Relocation for instructions of line 35 and 65

35	0013	+JSUB	CORRECT	4B10105D
65	0026	+JSUB	CORRECT	4B10105D

$M_n 000014A5$  &  $M_n 000027A5$

→ If we add 5000 then address should be

$$\begin{array}{r} 4B1/01036 \\ + 5000 \\ \hline 4B1/06036 \\ * 7H20 \end{array}$$

$$\begin{array}{r} 4B1/01036 \\ + 7H20 \text{ --- relocatable address} \\ \hline 4B108456 \end{array}$$

→ Some instructions like

CLEAR S  
LDA #3

do not need modification ∵ operand is not a memory address.

→ LD STL RETADR : does not need modification ∵ operand is specified using program-counter relative or base-relative addressing. Here the displacement is always 02D. Irrespective of location of program loaded, it is always 2D bytes away from the STL instruction.

→ The ten. distance between LENGTH and BUFFER will always be 3 bytes.

The object program is reassembled as (Fig 2.6)

H COPY    000000 001077  
T 000000 1D 17202D 69202D HB10103E 032026 290000 - 4E10105D 032010  
T 00001D 13 0F201C 010003 0F200D HB10105D 3E2003 454F46  
T 001036 1D B110 B400 B400 75107000                    1 B85D  
T 001053 1D 3B2FEF 134000 4F0000                    1 B85D  
T 001070 07 3B2FEF 4F0000 05  
M 000000 7 05  
M 000014 05  
M 000022 05  
E 000000 0

### 2.3 Machine Independent Assembler features

→ machine independent means some assembler features that are not closely related to machine architecture.

This section includes

- 2.3.1 → The implementation of literals within an assembler
- 2.3.2 → Two assembler directives EQU and ORG used to define the symbols
- 2.3.3 → Use of expressions in assembler language statements
- 2.3.4 → Implementation of program blocks
- 2.3.5 → Implementation of control sections

#### 2.3.1 Literals

→ Constant operand can be specified as a part of the instruction that uses it, instead of using a label which is defined as constant elsewhere. Such an operand is called a literal because the value is stated 'literally' in the instruction

```

Ex: {
    45    001A    EQUDEF    LDB    EQU    032010
        :
    8C    002D    EQU      BYTE  C'EQU'  HSHFHG
  
```

⇓ can be written as


```

{
    45    001A    EQUDEF    LDA    = C'EQU'  032010
        :
        LTORG
        = C'EQU'
        HSHFHG
  
```



The object code generated for lines 45, 215 and 230 in fig 3.0 and fig. 2.10 are identical.

(i) 45    001A    ENDFIL    LDA = C'EOF'    032010



$$\begin{aligned} \text{disp} &= \text{opaddr} - \text{pc} \\ &= 002D - 001D = 010 \end{aligned}$$


$$\text{TA} = (\text{pc}) + \text{disp}$$

⇒ 032010

(ii) 215    1062    EOLCOP    TD = X'05'    E32011

$$\text{TD} = \text{ED}$$

$$\begin{aligned} \text{disp} &= \text{opaddress} - \text{pc} \\ &= 1076 - 1065 = 011 \end{aligned}$$




(iii) 230    106B    WD    = X'05'    DF2008

$$1076 * = X'05'$$

$$\text{WD} = \text{DC}$$

$$\text{disp} = \text{opaddress} - \text{pc} = 1076 - 106E = 008$$



Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
13		LDB	#LENGTH	ESTABLISH BASE REGISTER
14		BASE	LENGTH	
15	CLOOP	-JSUB	RCREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		+JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	=C'EOF'	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		+JSUB	WRREC	WRITE EOF
70		J	@RETADR	RETURN TO CALLER
93		LTORG		<i>→ origin of labels</i>
95	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
106	BUFEND	EQU	*	
107	MAXLEN	EQU	BUFEND-BUFFER	MAXIMUM RECORD LENGTH
110				
115				SUBROUTINE TO READ RECORD INTO BUFFER
120				
125	RCREC	CLEAR	X	CLEAR LOOP COUNTER
130		CLEAR	A	CLEAR A TO ZERO
132		CLEAR	S	CLEAR S TO ZERO
133		+LDT	#MAXLEN	
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMPR	A,S	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOF
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIXR	T	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSCB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
195				
200				SUBROUTINE TO WRITE RECORD FROM BUFFER
205				
210	WRREC	CLEAR	X	CLEAR LOOP COUNTER
212		LDT	LENGTH	
215	WLOOP	TD	=X'05'	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	=X'05'	WRITE CHARACTER
235		TIXR	T	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
255		END	FIRST	

Figure 2.9 Program demonstrating additional assembler features.

Line	Loc	Source statement	Object code
5	0000	CGPY START 0	
10	0000	FIRST STL RETADR	17202D
13	0003	LDB #LENGTH	69202D
14		BASE LENGTH	
15	0006	CLOOP +JSUB RDREC	4B101036
20	000A	LDA LENGTH	032026
25	000D	COMP #0	290000
30	0010	JEQ ENDFIL	332007
35	0013	+JSUB WRREC	4B10105D
40	0017	J CLOOP	3F2FEC
45	001A	ENDFIL LDA =C'EOF'	032010
50	001D	STA BUFFER	0F2016
55	0020	LDA #3	010003
60	0023	STA LENGTH	0F200D
65	0026	+JSUB WRREC	4B10105D
70	002A	J @RETADR	3E2003
93		LTORG	
	002D	* =C'EOF'	454F46
95	0030	RETADR RESW 1	
100	0033	LENGTH RESW 1	
105	0036	BUFFER RESE 4096	
106	1036	BCFEND EQU *	
107	1090	MAXLEN EQU BUFEND-BUFFER	
110		.	
115		.	
120		SUBROUTINE TO READ RECORD INTO BUFFER	
125	1036	RDREC CLEAR X	B410
130	1038	CLEAR A	B400
132	103A	CLEAR S	B440
133	103C	+LDT #MAXLEN	79101000
135	1040	RLOOP TD INPUT	E32019
140	1043	JEQ RLOOP	332FFA
145	1046	RD INPUT	0E2013
150	1049	COMPR A, S	A004
155	104B	JEQ EXIT	332008
160	104E	STCH BUFFER, X	57C003
165	1051	TIXR T	B850
170	1053	JLT RLOOP	3B2FEA
175	1056	EXIT STX LENGTH	134000
180	1059	RSUB	4F0000
185	105C	INPUT BYTE X'F1'	F1
195		.	
200		SUBROUTINE TO WRITE RECORD FROM BUFFER	
205		.	
210	105D	WRREC CLEAR X	B410
212	105F	LDT LENGTH	774000
215	1062	WLOOP TD =X'05'	E32011
220	1065	JEQ WLOOP	332FFA
225	1068	LDCH BUFFER, X	53C003
230	106B	WD =X'05'	0F2008
235	106E	TIXR T	B850
240	1070	JLT WLOOP	3B2FEF
245	1073	RSUB	4F0000
255		END FIRST	
	1076	* =X'05'	05

Figure 2.10 Program from Fig. 2.9 with object code.

### Literal Pools:-

- All the literal operands used in a program are gathered together into one or more literal pools.
- normally literals are placed into a pool at the end of the program, which shows the assigned addresses and the generated data values.
- The drawback of keeping literal pool at the end of the program is use the literal operand is too far away from the instruction referring it and require a large amount of storage reservation for the buffer too.
- To avoid this we use an assembler directive LTORG (ORIGIN OF LITERALS) which instructs the assembler to assemble the current literal pool immediately
- when the assembler encounters a LTOrg statement, it creates a literal pool that contains all of the literal operands used since the previous LTOrg (or the beginning of the program), ⇒ ie keep the literal operand close to the instruction.
- Some literal may be used more than once in the program ie duplicate literals. but it stores only one copy of the specified data value.

```

Ex: 215      1062      WLOOP      TD = X'05'
     230      106B      WOP        WD = X'05'
  
```

→ Apart from one copy of data value, it stores only one data area with this value generated. Both instructions refer to the same address in the literal pool for their operand.

→ There are two ways of recognizing the duplicate literals.

(a) Compare the character strings defining them. Same literal name with different value.

Ex: X '05'

(b) Compare the generated data value. This is better but increases the complexity of the assembler.

Ex: = C'EDF' and = X'K5HIHG'

→ The problem of using character strings to recognize duplicate literals is, as we see '\*' denotes a literal refers to the current value of program counter after line no. 93. There may be some literals that have the same name but different values, for example the statements

BASE \* — ①

LDB = \* — ②

① — loads the beginning address of the program into register B. This value will be available later for base relative addressing.

\* → It causes a problem if we use of line no. 13

```
13 0003 LDA = * 692003
```

it specifies an operand with value 0003.

```
55 0020 LDA = * 010020
```

ie. identical operands have identical names but they have different values and both must appear in the literal pool.

\* → The same problem arises if a literal refers to any other item whose value changes between one point in the program and another.

→ The data structure used to store literal operands is

literal table LITTAB

→ Literal Table (LITTAB) : It is a hashtable using literal name or value as the key.

- ↳ literal name
- ↳ operand value
- ↳ operand length
- ↳ address assigned

NAME	OPERAND VALUE	LENGTH	ADDRESS
= C 'EDF'	EDF	03	0020
= X '05'	05	01	1076

pass-1

→ Build LITTAB with literal name, operand value and length, leaving the address unassigned




### 3.3.2 Symbol-Defining statements

Most assemblers provide an assembler directive that allows the programmer to define symbols and specify their values.

The assembler directives are a) EQU b) ORG

#### a) EQU (Equate)

→ allows the programmer to define symbols (i.e. enters it into SYMTAB) and assigns to it the specified value.



→ The value may be

- (i) constant
- (ii) An expression involving constant
- (iii) previously defined symbols.

#### → Uses of EQU

↳ To establish symbolic names that can be used for improved readability in place of numeric values.

```

Eg:  +LDT  #4096 ; load the value 4096 into reg. T
      ↓ replace with
      MAXLEN EQU 4096
      +LDT  MAXLEN
  
```

→ when assembler encounters the EQU statement, it enters MAXLEN to SYMTAB with value 4096.



→ During assembly of LDT instruction, the assembler searches the SYMTAB for the MAXLEN symbols and using its value as the operand in the instruction.

→ The advantage of doing so is if we want to change the value 4096 to some other value, we need to change in only one place <sup>MAXLEN</sup> instead of searching or scanning through the program for #4096 for the replacement (required change) ⇒ #define in C

2) To define mnemonic names for registers.

Ex:

A	EBU	0
X	EBU	1
L	EBU	2

→ The symbols A, X, L has to be entered into SYMTAB with their corresponding values 0, 1, 2.

→ instruction RMO A, X searches the SYMTAB for A and X and their values to assemble the instruction

3) To reflect the logical function of the registers

Ex:

BASE	EBU	R1
COUNT	EBU	R2
INDEX	EBU	R3

→ implies Register R1 is used as base register, R2 as program counter, R3 as index registers etc

→ Forward reference is not allowed in EBU i.e. all terms in the value field must have been defined previously during pass-1

Ex:

ALPHA	RESW	1	} allowed	BETA	EBU	ALPHA	} not allowed
BETA	EBU	ALPHA		ALPHA	RESW	1	

b) ORG (origin)

→ Assembler directive used to indicatly assign value to symbols.

→ syntax :

ORG value

→ value can be

(i) constant

(ii) expression involving constant

(iii) Previously defined symbols

→ When ORG is encountered, the assembler resets its LOCCTR to the specified value.

→ Location counter is used to control assignment of storage in the object program. Hence altering its value would result in an incorrect assembly. ∴ the directive should be minimum used.

→ The ORG statement will affect the values of all labels defined until the next ORG.

→ If the previous value of LOCCTR is automatically remembered, then we can return to the normal use of LOCCTR just by writing

ORG

→ Example: To define a symbol table with the following structure.

→ Symbol table with the given structure

	SYMBOL	VALUE	FLAGS
STAB (100 entries)			

6 bytes                  3 bytes (1 word)                  2 bytes

- ↳ SYMBOL field contains user defined symbols.
- ↳ VALUE field represents the value assigned to the symbol
- ↳ FLAG field specifies symbol type and other information
- ↳ The space for this table is reserved as

STAB1 RESB 1100 ;  $\underbrace{100}_{\text{entries}} \times \underbrace{11}_{\text{each entry}} = 1100$

↳ we can access the label entries in two ways (usage of EBX and ORG)

↳ using EBX ⇒

SYMBOL	EBX	STAB	
VALUE	EBX	STAB+6	} offset from STAB
FLAGS	EBX	STAB+9	

(i) To fetch the value field,

LDA VALUE, X ; where X = 0, 11, 22, ... for each entry

↳ index register

\*\* (ii) This method of definition simply defines the labels, it does not make the structure of the table as clear as it might be.

(iii) Therefore we make use of ORG.

$\rightarrow$  using ORG  $\Rightarrow$ 

STAB	RESB	1100	
	ORG	STAB	$\leftarrow$ set LOCCTR to STAB
SYMBOL	RESB	6	
VALUE	RESW	1	$\leftarrow$ Size of each field
PLAGE	RESB	2	
	ORG	STAB + 1100	$\leftarrow$ Restore LOCCTR

- (i) The first ORG sets the location counter to the value of STAB
- (ii) RESB statement defines SYMBOL to have the current value in LOCCTR
- (iii) LOCCTR is then advanced, so the label on RESW statement assigns to VALUE to address (STAB + 6) and then advanced to assign to PLAGE to address (STAB + 9).
- (iv) The last ORG statement sets LOCCTR back to its previous value, <sup>that</sup> which is the address of the next unassigned byte of memory after the table STAB.

$\rightarrow$  Forward reference is not allowed in ORG.  
 i.e. all symbols used to specify the new location counter value have to be previously defined.

$\rightarrow$  Example :

	ORG	ALPHA
BYTE1	RESB	1
BYTE2	RESB	1

BYTE3 RESB 1

ORG

ALPHA RESB 1

↳ cannot processed ∵ the assembler does not know what value has to be assigned to the location counter in response to the first ORG statement  
The symbols BYTE1, BYTE2, BYTE3 are not assigned addresses during pass 1.

↳ it has to be written as

ALPHA RESB 1

ORG ALPHA

BYTE1 RESB 1

BYTE2 RESB 1

BYTE3 RESB 1

ORG

### 9.3.3. Expressions

- The assembler allows the use of expressions as operand.
- It calculates the expressions and produces a single operand address or value.
- The expression consists of
  - (i) operators : + - \* / (division is usually defined to produce an integer value)
  - (ii) Individual terms : Constants, user-defined symbols, special terms like \* (current value of the location counter).

Ex:    MAXLEN    EBU    BUFEED - BUFFER  
        STAB        RESB    (E+3+1) \* MAX  
        BUFEED    EBU       \*

- The values of terms can be absolute (independent of program location) such as constants or relative (to the beginning of the program) such as Address labels, data areas, references to the location counter value.

- Expressions are classified as
 

(i) Absolute Expressions	}	based on type of value produced.
(ii) Relative Expressions		

### (v) Absolute Expressions :

- ↳ Absolute means independent of program location and contains absolute terms like constants
- ↳ It may also contain relative terms provided the relative terms occur in pairs and the terms in each such pair have opposite signs.
- ↳ It is not necessary that the paired terms be adjacent to each other in the expression however, all relative terms must be capable of being paired in this way.
- ↳ None of the relative terms may enter into a multiplication or division operation.

### (vi) Relative Expressions :

- ↳ Relative means relative to the beginning of the program, such as labels on the instructions, data areas, references to the location counter values.
- ↳ Here, all of the relative terms except one can be paired as in absolute expressions and the remaining unpaired relative term must have a positive sign.
- ↳ No relative terms may enter into a multiplication or division operation.

note: 1) Either of absolute expression or relative expression do not meet the conditions, they are flagged as errors

→ A relative term or expression represents some value which is written as (s+r)  
• s = starting address of the program  
• r = value of term or expression relative to the starting address.

Ex: 10 MAXLEN EDV BUFEND - BUFFER

↳ both BUFEND and BUFFER are relative terms representing an address within the program. The expression represents an absolute value.

(2) Illegal Expressions

- BUFEND + BUFFER ; no opposite sign
- 100 - BUFFER ; both are not relative terms
- 3 \* BUFFER ; \* can't be used

→ Type of expression is determined by keeping track of symbol types in the program. This is done by adding a flag (R or A) in the SYMTAB for each symbol defined



Ex:

Symbol	Type	Value
RETADR	R	0020
BUFFER	R	0036
BUFFIND	R	1036
MAXLEN	D	1000

} few symbols  
of fig 9.10

### 2.3.4 Program Blocks

→ Till now, we have seen that the program being assembled was treated as a single unit, even though it had subroutines, data areas etc resulting in a single block of object code.

→ within this object code (program) the generated machine instructions and data appeared in the same order as they were written in the source program.

→ But sometimes it is required to logically rearrange the statements of the source program so that the large buffer area can be moved to the end of object program, no need of using extended instruction format, the base register usage is not required, the problem of placing literals in program has to be more flexible etc.

→ All these are achieved through some of the assembler features such as program blocks and control sections.

\*\* → Program blocks: Allows the generated machine instructions and data to appear in the object program in a different order from the corresponding source statement.

or  
Program blocks are segment of code that are rearranged within a single object program unit.

Assembler Directive: USE

Syntax: USE BLOCKNAME

Fig. 3.11 shows the <sup>simple</sup> program with program blocks

→ There are three blocks in the program

(i) Unnamed program block contains the executable instructions of the program

(ii) CDATA program block contains all data areas that consists of ~~larger~~ <sup>few</sup> block of memory i.e. few words or less in length

(iii) CBLKS program block contains all data areas that consists of larger blocks of memory.

→ At the beginning, statements are assumed to be part of the unnamed (default) block. If no USE statements are included, the entire program belongs to this single block.

→ USE on line 92 indicates the beginning of CDATA block

→ USE on line 103 indicates the beginning of CBLKS block

→ USE on line 123 resumes the default block

\* → Each program block may contain several separate segments of the source program but assembler will logically rearrange these segments to gather together the pieces of each block and assign addresses.

→ Program readability is better if data areas are placed in the source program close to the statements that reference them.

The assembler accomplishes this logical rearrangement of code by maintaining during pass-1 and pass-2

(i) Pass-1

Fig 3.13(b) shows the pass-1 of program blocks

→ A separate location counter for each program block is assigned and is assigned to ZERO when a program block begins

↳ Saving and Restoring the current value of LOCCTR when occurs while switching between blocks

↳ Each label is assigned an address relative to the start of the block.

↳ stores the block name and number in the SYMTAB along with the assigned relative address of the label.

↳ At the end of pass-1, indicates the block length as the latest value of LOCCTR for each block.

↳ constructs a table which contains the starting address and length for all blocks.

↳ Assembler assigns to each block a starting address in the object program (beginning with relative location 0).


Block name	Block Number	Address	Length
default	0	0000	0066
CDATA	1	0066	000B
CRLES	2	0071	1000

0063 + 0003 = 0066

0066 + 000B = 0071

0071 - 0071 = 1000

↳ Flag is also added in this table



ii) Pass 2 :

→ calculates the address for each symbol relative to the start of the object program (not the start of an individual program block) by adding

- (i) The location of the symbol relative to the start of its block (from SIMTAB)
- (ii) The starting address of this block.

Example

20	0006	0	LDA	USYQTH	
:					
92	0000	1		USE	CDATA
100	0003	1	USYQTH	RGSW	1

→ The value of the operand USYQTH is 0003 relative to block 1 (CDATA)

∴ address =  $0003 + 0066 = 0069$  relative to program (TA) when this instruction is executed

Line	Loc/Block	Source statement	Object code
5	0000 0	COPY START 0	
10	0000 0	FIRST STL RETADR	172063
15	0003 0	CLOOP JSUB RDREC	4E2021
20	0006 0	LDA LENGTH	032060
25	0009 0	COMP #0	290000
30	000C 0	JEQ ENDFIL	332006
35	000F 0	JSUB WRREC	4B203E
40	0012 0	C CLOOP	3F2FEE
45	0015 0	ENDFIL LDA =C'EOF'	032055
50	0018 0	STA BUFFER	0F2056
55	001B 0	LDA #3	010003
60	001E 0	STA LENGTH	0F204E
65	0021 0	JSUB WRREC	4B2029
70	0024 0	C RETADR	3E203F
92	00C0 1	USE CDATA	
95	00C0 1	RETADR RESW 1	→ 00C0 + 0000 = 00C0 (1) block 1
100	00C3 1	LENGTH RESW 1	→ 00C3 + 0000 = 00C3
103	0000 2	USE CBKLS	
105	0000 2	BUFFER RESB 4096	→ 0000 + 0000 + 0000 = 0000
106	1000 2	BUFEND EQU	
107	1000	MAXLEN EQU BUFEND-BUFFER	1000 - 0000 = 1000
110			
115		SUBROUTINE TO READ RECORD INTO BUFFER	
120			
123	0027 0	USE	
125	0027 0	RDREC CLEAR X	B410
130	0029 0	CLEAR A	B400
132	002B 0	CLEAR S	B440
133	002D 0	+LDT #MAXLEN	75101000
135	0031 0	RLOOP TD INPUT	E32038
140	0034 0	JEQ RLOOP	332FFA
145	0037 0	RD INPUT	DB2032
150	003A 0	COMPR A,S	A004
155	003C 0	JEQ EXIT	332008
160	003F 0	STCH BUFFER,X	57A02F
165	0042 0	TLXR T	B850
170	0044 0	JLT RLOOP	3B2FEA
175	0047 0	EXIT STX LENGTH	13201F
180	004A 0	RSUB	4F0000
183	0006 1	USE CDATA	
185	0006 1	INPUT BYTE X'F1'	F1 → 0006 + 0006 = 000C (1) block 1
195			
200		SUBROUTINE TO WRITE RECORD FROM BUFFER	
205			
208	004D 0	USE	
210	004D 0	WRREC CLEAR X	B410
212	004F 0	LDT LENGTH	772017
215	0052 0	WLOOP TD =X'05'	E3201B
220	0055 0	JEQ WLOOP	332FFA
225	0058 0	LDCH BUFFER,X	53A016
230	005B 0	WD =X'05'	DF2012
235	005E 0	TLXR T	B850
240	0060 0	JLT WLOOP	3B2FEF
245	0063 0	RSUB	4F0000
252	00C7 1	USE CDATA	
253		LTRG	
	00C7 1	=C'EOF'	454F46
	00C9 1	=X'05'	05 → 00C9 + 0000 = 00C9
255		END FIRST	


Figure 2.12(a) Program from Fig. 2.11 with object code.

Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
15	CLOOP	JSUB	WRREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	=C'EOF'	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		JSUB	WRREC	WRITE EOF
70		J	\$RETADR	RETURN TO CALLER
92		USE	CDATA	
95	RETADR	RESB	1	
100	LENGTH	RESB	1	LENGTH OF RECORD
102		USE	CBKLS	
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
106	BUFEND	EQU	*	FIRST LOCATION AFTER BUFFER
107	MAXLEN	EQU	BUFEND-BUFFER	MAXIMUM RECORD LENGTH
110	.			
115	.			SUBROUTINE TO READ RECORD INTO BUFFER
120	.			
122		USE		
125	RDREC	CLEAR	X	CLEAR LOOP COUNTER
130		CLEAR	A	CLEAR A TO ZERO
132		CLEAR	S	CLEAR S TO ZERO
133		+LDT	#MAXLEN	
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMP	A,S	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOF
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIXR	T	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
183		USE	CDATA	
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
195	.			
200	.			SUBROUTINE TO WRITE RECORD FROM BUFFER
205	.			
208		USE		
210	WRREC	CLEAR	X	CLEAR LOOP COUNTER
212		LDT	LENGTH	
215	WLOOP	TD	=X'05'	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	=X'05'	WRITE CHARACTER
235		TIXR	T	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
252		USE	CDATA	
253		LTORG		
255		END	FIRST	

Figure 2.11 Example of a program with multiple program blocks.

$$\begin{aligned}
 \text{disp: TA - (PC)} \\
 &= 0069 - 0009 \\
 &= 0060
 \end{aligned}$$

$$\begin{aligned}
 PC &= 0000 + 0009 = 0009 \\
 &\text{(starting address of} \\
 &\text{block)} + 0009 = 0009
 \end{aligned}$$



SYMTAB

Label name	Block number	Address	Flag
Length	1	0003	

note: line 107

1000      MAXLEN      EBU      BUFEND - BUFFER

→ shown without a block number indicates that MAXLEN is an absolute symbol, whose value is not relative to the start of any program block.

object Program:

- It is not necessary to physically rearrange the generated code in the object program. The assembler just simply inserts the proper load address in each text record. The loader will load these codes into correct place
- Header record as before
- Text records: the first 2 text records generated from line 5 through 70.



→ When USE statement on line 92 is encountered, the assembler writes the new Text record even though there is room (space) in the previous text record.

→ The process continues till the end of the program

H 10P1A 000000 001071  
 T 000000 1E 172063 HB2021 . . . . . 010003  
 T 00001E 09 0F2048 HB2029 3E203F  
 T 000027 1D B110 B100 . . . . . B350A  
 T 000044 09 3B9FEA 132DFA HF0000  
 T 00006C 01 AF1 . . . . . HF0000  
 T 00008D 19 B110 77207A . . . . . HF0000  
 T 00006D 04 H5AFHE 05  
 E 000000




Fig: Program blocks loaded in memory

Relative address

```

begin
  block number = 0 LOCCTR[i] = 0 for all i
  read the first input line
  if OPCODE = 'START' then
  begin
    write line to intermediate file ;
    read next input line
  end (if START)
  while OPCODE ≠ 'END' do
  if OPCODE = 'USE'
  begin
    if there is no OPEREND name then
      set block name as default
    else block name as OPERAND name
    if there is no entry for block name then
      insert (block name, block number + 1) in block table
    i = block number for block name
    if this is not a comment line then
    begin
      if there is a symbol in the LABEL field then
      begin
        search SYMTAB for LABEL
        if found then
          set error flag (duplicate symbol)
        else
          insert (LABEL, LOCCTR[i]) into SYMTAB
        end (if symbol)
      Search OPTAB for OPCODE
      if found then
        add 3 instruction length to LOCCTR[i]
      else if OPCODE = 'WORD' then
        add 3 to LOCCTR[i]
      else if OPCODE = 'RESW' then
        add 3 * #{OPERAND} to LOCCTR[i]
      else if OPCODE = 'RESB' then
        add #{OPERAND} to LOCCTR[i]
      else if OPCODE = 'BYTE' then
      begin
        find length of constant in bytes
        add length to LOCCTR[i]
      end (if byte)
    else

```

Figure 2.12(b) Pass 1 of program blocks.


```
Set error flag
end {if not a comment}
write line to intermediate file
read Text input line
end {while not END}
write last line to intermediate file
save Length[i] as LOCCTR[i] for all i
Address[0] = starting address
Address[i] = address(i - 1) + Length(i - 1)
           {for i = 1 to max(block number)}
insert(address[i], Length[i]) in block table for all i
end {Pass 1}
```

Figure 2.12(b) (cont'd)

```
If OPCODE = 'USE' then
  set block number for block name with OPERAND field
  search SYMTAB for OPERAND
  store symbol value + address [block number] as operand address.
end {Pass 2}
```

Figure 2.12(c) Pass 2 of program blocks.

# Loading



Assembler generate the object program (Header Record, Text record, modify record and End record). Assembler interact with loader through object program, loader contacts operating system to load at particular address.

Then OS check if that particular <sup>space</sup> address is free if so it starts loading. If not it will tell the loader to either wait or reserve unnecessary space.

∴ "loader loads the object program residing in hard disk to main memory and start executing".

→ when there is no enough space, somebody has to instruct the loader to change its address and stop loading. It is done by assembler not by OS.

∴ Assembler instructs the loader to change the address.

ie line 15/35/65 - + JSUB RPREL

line 15  $\rightarrow$  address is HB101036 at 0006.

01036 starts from 0007 (middle). ie we can access 1 byte but not 1 nibble.

0006 - HB

0007  $\rightarrow$  10  $\rightarrow$  go here and modify the record. This

is done by assembler  $\therefore$  we have modification

record in 000007-0A5

$\rightarrow$  loader should listen to both assembler and OS

$\rightarrow$  Assembler says goto 0007 and modify but OS says it is loaded at 5000  $\therefore$  modify at 5007.


\*\*  $\rightarrow$  + JSUB #4096  $\rightarrow$  doesn't need modification record  $\therefore$  it is immediate addressing. Irrespective of relocation it remains same.

$\rightarrow$  Execution is part of microprocessor

Relocation

$\rightarrow$  All instructions work except FH instructions.

E<sub>1</sub> + JSUB RPREL HB101036



TA = 01036  $\rightarrow$  loaded at 0000

\*\* if it is loaded at 5000, it will not work properly.

loader stops functioning  $\therefore$  TA = 01036.

+ JSUB 06036  $\therefore$  go for modification record  
X

→ start adding length as

- memory address - 3 byte
- Register-to-register - 2 byte
- Extended - 4 bytes

→ note: All literals should be placed where LORG appears in the program if LORG is not present all literals will be inserted at the end of the program. (line no 253)

→ At line 95, block 1 (CDATA) starts  $\therefore$  it stores the LOCTR value is 0027 in LOCTR-0. Then starts assigning 0000 to block 1.

→ At line 105, block 2 (CBLK) starts  $\therefore$  it saves the LOCTR value - 0006 in LOCTR-1 column.

→ line 125, block 0 starts again. It restores the LOCTR value 0027 and starts over till line no. 185. (LOCTR = 004D)

→ line 185, block-1 (CDATA) restarts by restoring the saved LOCTR value & saves LOCTR = 0007

→ line 210, restore 004D and starts over till line no 245 having LOCTR = 0066 which is stored in LOCTR-0 column

### THREE LOCATION COUNTERS

LOCCTR-0 (Default block)	LOCCTR-1 (C'DATA block)	LOCCTR-2 (C'BUKs)
0000	0000	0000
0027	0006	1000
004D	0007	
0066	000B	

### LITERAL TABLE

Literal Name	value of literal	length of literal	address of literal
= C'EOF'	45K FH6	03	0007
= X'05'	05	01	000A
			000B

### BLOCK TABLE

Block Name	Block Number	Address	Length
Default	0	0000	0066
C'DATA	1	0066	000B
C'BUKs	2	0071	1000

Program Length  
 = 66 + 0B + 1000  
 = 1071

### SYMBOL TABLE (with block number)

Symbol Name	value	Block No.
FIRST	0000	0
LOOP	0003	0
ENDFIL	0015	0
RETADR	0000	1
LENGTH	0003	1
BUFFER	0000	2
BUFEND	1000	2

Symbol Name	value	Block No.
MAXLEN	1000	
RDRBL	0027	0
RLOOP	0031	0
EXIT	0047	0
INPUT	0006	1
WRREC	004D	0
WLOOP	0052	0

→ line 252, we have use CDATA (Block 1) and  
 253 → LTRG ∴ store LOCCTR = 0007 at line  
 253

ie 253 0007 LTRG

\*\* ↓

all literals should be placed where LTRG  
 appears in the program. we have two literals

hac ie = C. 'EOF' and = X '05' ⇒ 4 bytes  
           3 byte          1 byte

starts at 0007, 0008, 0009, 000A  
           (E) (D) (F) (05)

so it stores 000B in LOCCTR-1 column

→ line 105, block 2 starts and it reserve 1000  
 bytes of memory ∴ it save 1000 in LOCCTR-2  
 column

note → BUFLND EBU 100 ⇒ value of bufered is 100  
 BUFLND EBU \* ⇒ value will be current location  
                   value = 0000 + 1000 = 1000


store these value in literal table.



10 0000 0 STL RETADR


↳ present in block 1 : odd use of block 0 (default block)

$$\begin{aligned}
 \text{displacement} &= \text{size of previous block} + \text{TA} - \text{PC} \\
 &= \text{size of (B0)} + \text{RETADR} - \text{PC} \\
 &= 0066 + 0000 - 0003 \\
 &= 0063
 \end{aligned}$$




15 0003 0 JSUB RDRFC  
Block (0)

$$\begin{aligned}
 \text{disp} &= \text{size of previous block} + \text{TA} - \text{PC} \\
 &= 0 + 0027 - 006 = 021
 \end{aligned}$$




20 0006 0 LDA LENGTH  
 block 1  
 disp = size of previous block + TA - PC  
 = 0066 + 0003 - 0009 = 0060



35 000F JSUB WRREC belongs to block 0  
 48  
 => As before

\*\* 45 0015 LDA = C'EOF'  
 belongs to CDATA not to default block  
 since it is literal which is placed after  
 LTORC.

disp = size of previous block + TA - PC  
 = size of B0 + C'EOF' - PC  
 = 0066 + 0007 - 0018 = 0055





# Loading the object program into memory


Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0000	17	20	63	4B	20	21	03	20	60	29	00	00	33	20	06	4B	offset(1)
0010	20	3B	3F	2F	EE	03	20	55	0F	20	56	01	00	03	0F	20	74
0020	4B	4B	20	29	3E	20	3F	B4	10	B4	00	B4	40	75	10	10	offset(2)
0030	00	E3	20	38	33	2F	FA	DB	20	32	AD	04	33	20	08	57	73+74
0040	AD	2F	BP	50	3B	2E	EA	13	20	1F	HF	00	00	B4	10	17	offset(3)
0050	20	17	E3	20	1B	33	2F	FA	53	AD	1E	0F	20	12	B8	50	76
0060	3B	2F	EE	4F	00	00	RETADR		LENGTH			PI	45	4F	46		
0070	05						DATA(1)										
0080																	
0090							BUFFER										
...																	
1050																	
1060																	
1070																	

How does microprocessor execute an instruction

Ex: 10<sup>0000</sup> STL RETADR 172063 L = 666600

⇒ store the contents of linkage register into RETADR location

⇒ opcode for STL = 14 (known by microprocessor)



$$\begin{aligned}
 TA &= PC + \text{disp} \\
 &= 0003 + 063 = 0066 \\
 &\quad \text{RETADR}
 \end{aligned}$$

ie STL 0066 ⇒ copy the contents of linkage register (666600) into address 0066

note: If starting address (location) is changed from 0000 to 5000, it works as usual. ∴ we don't have to format the address. ∴ no need of modification record as before. → advantage of program block

### 2.3.5 Control sections and Program linking

- Control section is a part of the program that maintains its identity after assembly.
- Each control section can be loaded and relocated independently of the others
- Control sections are usually used for subroutines or other logical subdivisions of a program.
- The programmer can assemble, load and manipulate each of these control sections separately

\* → It uses an assembler directive: `CSCT` which indicates the beginning of the control section where each control section starts its location ~~has~~ counter separately

\*\* → when control sections form logically related parts of a program, it is necessary to provide some means for linking them together. This is because instructions in one control section may need to refer to instructions or data located in another control section. and assembler has no idea where exactly the control sections will be located at execution time.

→ such references between control sections are called external references.

→ The assembler generate information for each external reference that will allow the loader to perform the required linking.

→ There are two type of external references external symbols

### (1) External Definition (EXTDEF)

• Symbols that are defined in one section and are used by other sections

Syntax: `EXTDEF name [;name]`

Ex: `EXTDEF BUFFER, BUPEYD`

### (2) External Reference (EXTREF)

• Symbols that are used in this control sections but are defined in some other control sections.

Syntax: `EXTREF name [,name]`

Ex: `EXTREF RDREC, WRREC`

Note: To reference an external symbols, extended format instruction (Format 4) is needed

Line	Loc	Source statement	Object code
5	0000	CGPY START 0	
6		EXTREF BUFFER, BUFEND, LENGTH	
7		EXTREF RDREC, WRREC	
10	0000	FIRST STL RETADR	172027
15	0003	CLOOP +JSUB RDREC	4B00000
20	0007	LDA LENGTH	032023
25	000A	COMP #0	290000
30	000D	JEQ ENDFIL	332007
35	0010	+JSUB WRREC	4B100000
40	0014	J CLOOP	3F2FEC
45	0017	ENDFIL LDA =C'EOF'	032016
50	001A	STA BUFFER	0F2016
55	001D	LDA #3	010003
60	0020	STA LENGTH	0F200A
65	0023	+JSUB WRREC	4B100000
70	0027	J RETADR	3E2000
95	002A	RESW RESW 1	
100	002D	LENGTH RESW 1	
103		LTORG	
	0030	=C'EOF'	454F46
105	0033	BUFFER RESE 4096	
106	1033	BUFEND EQU *	
107	1000	MAXLEN EQU BUFEND-BUFFER	
109	0000	RDREC CSECT	
110			
115		SUBROUTINE TO READ RECORD INTO BUFFER	
120			
122		EXTREF BUFFER, LENGTH, BUFEND	
125	0000	CLEAR X	B410
130	0002	CLEAR A	B400
132	0004	CLEAR S	B440
133	0006	LDT MAXLEN	77201F
135	0009	RLOOP TD INPUT	E3201B
140	000C	JEQ RLOOP	332FFA
145	000F	RD INPUT	D82015
150	0012	COMPR A,S	A004
155	0014	JEQ EXIT	332009
160	0017	+STCH BUFFER,X	57900000
165	001B	TIXR T	B850
170	001D	JLT RLOOP	3B2FE9
175	0020	EXIT +STX LENGTH	13000000
180	0024	RSUB	4F0000
185	0027	INPUT BYTE X'F1'	F1
190	002B	MAXLEN WORD BUFEND-BUFFER	000000
193	0000	WRREC CSECT	
195			
200		SUBROUTINE TO WRITE RECORD FROM BUFFER	
205			
207		EXTREF LENGTH, BUFFER	
210	0000	CLEAR X	B410
212	0002	+LDT LENGTH	77100000
215	0005	WLOOP TD =X'05'	E32012
220	0009	JEQ WLOOP	332FFA
225	000C	+LDCH BUFFER,X	53900000
230	0010	WD =X'05'	0F2009
235	0013	TIXR T	B850
240	0015	JLT WLOOP	3B2FE9
245	0018	RSUB	4F0000
255		END FIRST	
	001B	=X'05'	05

Figure 2.16 Program from Fig. 2.15 with object code.



Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
6		EXTDEF	BUFFER, BUFEND, LENGTH	
7		EXTREF	RDREC, WRREC	
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
15	CLOOP	+JSUB	RDREC	READ NEXT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		+JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	=C'EOF'	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		+JSUB	WRREC	WRITE EOF
70		J	RETADR	RETURN TO CALLER
85	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
103		LFORG		
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
106	BUFEND	EQU	*	
107	MAXLEN	EQU	BUFEND-BUFFER	
109	RDREC	CSECT		
110		.....		
115				SUBROUTINE TO READ RECORD INTO BUFFER
120				
122		EXTREF	BUFFER, LENGTH, BUFEND	
125		CLEAR	X	CLEAR LOOP COUNTER
130		CLEAR	A	CLEAR A TO ZERO
132		CLEAR	S	CLEAR S TO ZERO
133		LDI	MAXLEN	
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMPR	A, S	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOF
160		+STCH	BUFFER, A	STORE CHARACTER IN BUFFER
165		TIKR	T	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	-STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
190	MAXLEN	WORD	BUFEND-BUFFER	
195	WRREC	CSECT		
196		.....		
200				SUBROUTINE TO WRITE RECORD FROM BUFFER
205				
207		EXTREF	LENGTH, BUFFER	
210		CLEAR	X	CLEAR LOOP COUNTER
212		+LDI	LENGTH	
215	WLOOP	TD	=X'05'	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		+LDCH	BUFFER, X	GET CHARACTER FROM BUFFER
230		WD	=X'05'	WRITE CHARACTER
235		TIKR	T	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
255		END	FIRST	

Figure 2.15 Illustration of control sections and program linking.

In Fig 2.16, there are three control sections.

- 1) main program → COPY from line 5 to line 107
- 2) read subroutine → RDREC from line 109 to line 170
- 3) write subroutine → WRREC from line 193 to 255.

→ Assembler establishes a separate location counter (beginning at 0) for each control section

→ Control section names COPY, RDREC, WRREC are not named in EXTDEF because they are automatically considered to be external symbols.


→ Assembler handles the external references as follows

```

a) 15 0003 CLOOP + JSUB RDREC
      us      EXTDEF
  
```

• Assembler is unaware of RDREC address, so it inserts an address of zero and passes this to loader, which is taken care during loading.

• The address of RDREC will have no predictable relationship to anything in the control section by name COPY, therefore relative addressing is not possible. Thus an extended format instruction must be used to provide room for the actual address to be inserted.



b) 160 0017 +STCH BUFFER, X 57900000

→ BUFFER is used in RDPREL control section but defined in COPY control section.

c) 190 0028 MAXLEN WORD BUFEND - BUFFER 000000

→ two external references in the expression BUFEND and BUFFER in WORDREL section.

→ The assembler inserts an address of 300, it passes information to the loader to add to this data area the address of BUFEND and subtract from this data area the address of BUFFER, which results in the desired value.

d) 107 1000 MAXLEN EQU BUFEND - BUFFER

→ Both expressions look same but the difference is here BUFEND and BUFFER are defined and used in the same control section. so value can be calculated immediately.

$$\text{MAXLEN EQU } 1033 - 0033 = \underline{1000}$$

→ A reference to MAXLEN in the COPY control section will use the definition on line 107, whereas a reference to MAXLEN in RDRFC control section will use the definition on line 190.

→ object program

Along with header record, text record, modification record, two more records are added

a) Define Record → information of symbols defined in this control section

col. 1	D
col. 2-7	name of external symbol defined in this control section
col. 8-13	Relative address within this control section (Hexadecimal)
col. 14-73	Repeat information in col. 2-13 for other external symbol

b) Refer Record → symbols that are used as external references in this control section

col. 1	R
col. 2-7	name of external symbol referred in this control section
col. 8-73	name of other external reference symbol

c) Modification Record

col. 1	M
col. 2-7	starting address of the field modified, in half-bytes (Hexadecimal)
col. 11-16	External symbol whose value is to be added to, or subtracted from the indicated field

COPY

H COPY ^ 000000001033

D BUFFER ^ 000033 ^ BUFEND ^ 001033 ^ LENGTH ^ 000020

R RDREC ^ WRREC

T 000000 ^ ID ^ 172027 ^ KB100000 ^ 03 2025 ^ 290000 ^ 332007 ^ 4B100000 ^ 3F2F1C ^  
032016 ^ CF 2016

T 00001D ^ OD ^ 010003 ^ DF 200A ^ 4B100000 ^ 3E2000

T 000030 ^ 03 ^ 454F66

M 000004 ^ OS ^ + RDREC  
M 000011 ^ OS ^ + WRREC  
M 000020 ^ OS ^ + WRREC

E 000000

RDREC

H RDREC ^ 000000 ^ 00002B

R BUFFER ^ LENGTH ^ BUFEND

T 000000 ^ ID ^ B410 ^ B400 ^ B410 ^ 77201F ^ E3201B ^ 332FFA ^ DB2015 ^ A004 ^ 332009 ^  
57900000 ^ B850

T 00001D ^ OE ^ 3B2F E9 ^ B3100000 ^ 4F0000 ^ F1 ^ 000000

M 000018 ^ OS ^ + BUFFER  
M 000021 ^ OS ^ + LENGTH  
M 000028 ^ 06 ^ + BUFEND  
M 000028 ^ 06 ^ - BUFFER

E

WRREC

H WRREC ^ 000000 ^ 00001E

R LENGTH ^ BUFFER

T 000000 ^ IC ^ B410 ^ 77100000 ^ E32012 ^ 332FFA ^ 53900000 ^ DF2008 ^ B850 ^  
^ 3B2FEE ^ 4F000005

M 000003 ^ OS ^ + LENGTH  
M 00000D ^ OS ^ + BUFFER

E

## 2.4 Assembler Design Options

we will learn two alternatives of the standard two-pass assembler.

a) One-pass Assemblers

b) Multi-pass Assemblers

### a) One-pass Assemblers

→ As we know already, assembling the forward references is very difficult ∵ we don't know the address. This can be eliminated very easily for data items. That is data items are defined in the source program before they are referenced.

(Ex. ~~Address~~ declaration of data variable in c).

→ It is not the same for labels on instructions.  
 Ex: If the program has a forward jump i.e. escaping from a loop after testing some condition → here we can't define before itself. Therefore the assembler has to provide the way to handle forward references.

→ Two types of one-pass assemblers.

(1) load-go assembler: Assembler produces object program code directly in memory for immediate execution.

→ Here object program is not written out and no loader is needed.

→ Application: program development and testing.

→ Ex: A university computing system for students.

Use a large fraction of the total workload consists of program translation. Because programs are re-assembled nearly every time they are run, efficiency of the assembly process is an important consideration.

→ Load-and-go assembler avoids the overhead of writing the <sup>object</sup> program out (secondary storage) and reading it back in. ∴ forward references can be handled easily.

→ Avoids usage of forward references

→ Used on systems where external working-storage devices are either slow or not available.

Line	Loc	Source statement	Object code
0	1000	COPY START 1000	.
1	1000	EOF BYTE C'EOF'	454F46
2	1003	THREE WORD 3	000003
3	1006	ZERO WORD 0	000000
4	1009	RETADR RESW 1	
5	100C	LENGTH RESW 1	
6	100F	BUFFER RESB 4096	
9			
10	200F	FIRST STL RETADR	141009
15	2012	CLOOP JSUB WRREC	48205D
20	2015	LDA LENGTH	00100C
25	2018	COMP ZERO	281006
30	201B	JEQ ENDFIL	302024
35	201E	JSUB WRREC	482062
40	2021	J CLOOP	302012
45	2024	ENDFIL LDA EOF	001000
50	2027	STA BUFFER	001007
55	202A	LDA THREE	001003
60	202D	STA LENGTH	00100C
65	2030	JSUB WRREC	482062
70	2033	LDL RETADR	081009
75	2036	RSUB	4C0000
110		.	
115		SUBROUTINE TO READ RECORD INTO BUFFER	
120		.	
121	2039	INPUT BYTE X'F1'	F1
122	203A	MAXLEN WORD 4096	001000
124		.	
125	203D	RDREC LDX ZERO	041006
130	2040	LDA ZERO	001006
135	2043	RLOOP TD INPUT	E02039
140	2046	JEQ RLOOP	302043
145	2049	RD INPUT	E82039
150	204C	COMP ZERO	281006
155	204F	JEQ EXIT	30205B
160	2052	STCH BUFFER,X	50900F
165	2055	TX MAXLEN	2C203A
170	2058	JLT RLOOP	382043
175	205B	EXIT STX LENGTH	10100C
180	205E	RSUB	4C0000
195		.	
200		SUBROUTINE TO WRITE RECORD FROM BUFFER	
205		.	
206	2061	OUTPUT BYTE X'05'	05
207		.	
210	2062	WRREC LDX ZERO	041006
215	2065	WLOOP TD OUTPUT	E02061
220	2068	JEQ WLOOP	302065
225	206B	LDCH BUFFER,X	50900F
230	206E	WD OUTPUT	D02061
235	2071	TX LENGTH	2C100C
240	2074	JLT WLOOP	382065
245	2077	RSUB	4C0000
255		END FIRST	

Figure 2.18 Sample program for a one-pass assembler.



### Assembler generating object code. Working process of load-g.o. assembler

- Fig 2.18 shows an example for one-pass assembler
- Here all data item definitions are placed ahead of the code that references them.


```

Ex: 01 1000 EOF BYTE c 'EOF'
     02 1003 THREE WORD 3
     03 1006 ZERO WORD 0
     .
     06 100F BUFFER RESB 1096.
  
```

- The assembler generates object code as it scans the source program
- If an instruction operand is a symbol that has not yet been defined (forward reference), the operand address is omitted during assembly.
- The symbol is entered into symbol table if not exists along with a flag indicating undefined.
- \* → The address of the operand field of the instruction that refers to the undefined symbol is added to a list of forward references associated with the symbol table entry.

```

Ex: 15 2012 CLOOP JSUB RDREC A80000
     .
     .
     .
  
```



2012 → A8  
2013 → ...  
→ address where it has to start later

↳ when the definitions for a symbol is encountered, the forward reference list for that symbol is scanned (if exists) and the proper address is inserted into any instructions previously generated.

↳ Fig 2.19 shows the object code and symbol table entries as they were scanned. till line no. 15

↳ 15 3012 CLDOP JIUB RDREC  
~~undefined~~ ↳ undefined

∴ symbol table entry is 

RDREC	*	→	2013	0
-------	---	---	------	---

2013 is the address location where it has to lead once found further.

↳ Same for line noc 30, 35.

Memory Address	Content
1000	HSHFH600 00030000 00XXXXXX XXXXXXXX
1010	XXXXXXXX XXXXXX XXXXXXXX XXXXXXXX
⋮	
2000	XXXXXXXX XXXXXX XXXXXXXX XXXXXXXX
2010	1009H8-- --001000 28160630 ----H8--
2020	-- 302012
⋮	
⋮	
⋮	

LENGTH	100C
RDREC	* → 2013   0
THREE	1003
ZERO	1006
WRREC	* → 201F   0
EOF	1000
ENDFIL	* → 201C   0
RETADR	1009
BUFFER	100F
CLDOP	2012
FIRST	200F

Fig 2.19: Object code in memory and symbol table entries after scanning line 15

Memory Address	Contents			
1000	HSHFH600	00030000	00XXYYXX	XXXXXXXXXX
1010	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX
...				
2000	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX
2010	1009H820	3D001000	28100630	2024H820
2020	--3C2012	00100000	100F0010	03001000
2030	H8---08	1009H000	00F10010	000H1000
2040	00100600	20393030	H3D82039	28100630
2050	----SH90	0F		

LENGTH	1000
RDPREC	203D
THREE	1003
ZERO	1006
WRREC	* → 201F
EOF	1000
ENDFIL	2024
RETADR	1009
BUFFER	100F
CLOOP	2012
FIRST	200F
MAXLEY	203A
INPUT	2039
EXIT	* → 2050
RLOOP	2043




Fig: Object code in memory and symbol table entries after scanning line 160 of fig 9.18

1000	HSHFH600	00030000	00XXXXXXXX	XXXXXXXXXX
1010	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX
...				
2000	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX	XXXXXXXXXX
2010	1009H820	3D001000	28100630	2024H820
2020	023C2012	00100000	100F0010	03001000
2030	H8206208	1009H000	00F10010	000H1000
2040	00100600	20393030	H3D82039	28100630
2050	205B5H90	0F2C303A	38204310	1000H100
2060	00050H10	06E07061	30206550	900FDC20
2070	612C1000	382065H0	0000	
2080				

LENGTH	1000
RDPREC	203D
THREE	1003
ZERO	1006
WRREC	2062
EOF	1000
ENDFIL	2026
RETADR	1009
BUFFER	100F
CLOOP	2012
FIRST	200F
MAXLEY	203A
INPUT	2039
EXIT	205B
RLOOP	2043
OUTPUT	2061
WLOOP	2065

Fig: Complete object program in memory and symbol table entries

note: If any symbols in the SYMTAB are still marked with \*, should be flagged by the assembler as errors. (Undefined symbol error in C long after compiling completely)

↳ The assembler searches SYMTAB for the value of the symbol named END statement and jumps to this location to begin execution of the assembled program.

↳ In load-and-go assembler, the actual address must be known at assembly time.

⊗

```

begin
  read first input line
  if OPCODE = 'START' then
    begin
      save #[OPERAND] as starting address
      initialize LOCCTR as starting address
      read next input line
    end (if START)
  else
    initialize LOCCTR to 0
  while OPCODE ≠ 'END' do
    begin
      if there is not a comment line then
        begin
          if there is a symbol in the LABEL field then
            begin
              search SYMTAB for LABEL
              if found then
                begin
                  if symbol value as null
                    set symbol value as LOCCTR and search
                      the linked list with the corresponding
                      operand
                    PTR addresses and generate operand
                      addresses as corresponding symbol
                      values
                    set symbol value as LOCCTR in symbol
                      table and delete the linked list
                end
              else
                insert (LABEL, LOCCTR) into SYMTAB
            end
          search OPTAB for OPCODE
          if found then
            begin
              search SYMTAB for OPERAND address
            if found then
              if symbol value not equal to null then
                store symbol value as OPERAND address
              else
                insert at the end of the linked list
                  with a node with address as LOCCTR
              else
                insert (symbol name, null)
            end
          end
        end
      end
    end
  end
end

```

Figure 2.19(c) Algorithm for One pass assembler.

```

        add 3 to LOCCTR
    end
    else if OPCODE = 'WORD' then
        add 3 to LOCCTR & convert comment to
        object code
    else if OPCODE = 'RBSW' then
        add 3 #[OPERAND] to LOCCTR
    else if OPCODE = 'RBSB' then
        add #[OPERAND] to LOCCTR
    else if OPCODE = 'BYTE' then
        begin
            find length of constant in bytes
            add length to LOCCTR
            convert constant to object code
        end
    if object code will not fit into current
    text record then
        begin
            write text record to object program
            initialize new text record
        end
        add object code to Text record
    end
    write listing line
    read next input line
end
write last Text record to object program
write End record to object program
write last listing line
end (Pass 1)

```

Figure 2.19(c) (cont'd)

references that could not be handled by the assembler. Of course, the object  
~~program records must be kept in the original order unless the~~



6 T<sub>00203D</sub> 1E 0H100E 00100G 6E02039 E07063 DS2039 2S100E  
 30000E 54900F 2C203A 3E2043  
 7 T<sub>002050</sub> 02 205B  
 8 T<sub>00205B</sub> 07 10100C H00000 05  
 9 T<sub>00201F</sub> 02 2062  
 10 T<sub>002031</sub> 02 2062  
 11 T<sub>002062</sub> 1E 0H100E ED2061 302065 S0900F DC2061 2C100C  
 3E206E H00000  
 E<sub>00200F</sub>

- ↳ The second test record contains the object code generated from lines 10 through 16 in fig 2.18.
- ↳ The operand addresses for instructions on line 15, 30 and 45 has been generated as 0000.
- ↳ when definition of EYDFIL on line 45 is encountered, the assembler generates the <sup>third</sup> Test Record. It indicates that the value 203H (address of EYDFIL) has to be loaded at location 201C.
- ↳ This continues for all the forward references encountered.



## b) multi-pass Assemblers

↳ we know that whenever we use 'EOU' assembly directive, any symbol used on the right-hand side should be defined previously in the source program. This is not true always.

↳ EOU ALPHA EOU BETA  
 BETA EOU DELTA  
 DELTA RESW 1

↳ As we see above, we have multiple forward references i.e. Alpha depends on value of Beta, Beta depends on value of delta.

↳ Any assembler that makes only two sequential passes over the source program cannot resolve such a sequential sequence of definitions.

↳ To overcome this we go for multi-pass assembler which makes as many passes as needed to process the definitions of symbols.

↳ It is not necessary for multi-pass assembler to make more than two passes over the entire program.

↳ Instead, the portions of the program that involve forward references in symbol definitions are several

during pass-1. Additional passes through these stored definitions are made as the assembly progresses. This process is followed by a normal Pass-2

↳ SYMTAB stores the symbol definition, symbols which are dependent on this, & symbols dependent on this symbol

Ex:-


1	100	HALFSZ	EQU	MAXLEN/2
2		MAXLEN	EQU	BUFEND - BUFFER
3		PREVBT	EQU	BUFFER - 1

4	100H	BUFFER	RESB	1096 $\Rightarrow$ (1000) <sub>16</sub>
---	------	--------	------	---


5	200H	BUFEND	EQU	*
---	------	--------	-----	---

\* - substitute the current location counter value

→ below fig shows the symbol table entry when it reads line no. 1 indicating that Halfsz depends on maxlen value








(b)

→ Fig (b) shows symbol table entry after reading line no 0  
 As we see, MAXLEN depends on 2 symbols BUFEND & BUFFER. ∴ MAXLEN φ2.



(c)

These two are dependent on value of Buffer.

## CHAPTER 4

### **Macro Processors**

#### 4.1 Basic Macro Processor Functions

##### 4.1.1 Macro Definition and Expansion

##### 4.1.2 A Simple Bootstrap Loader

## Chapter 11: Macroprocessor

- We are going to study definition of macro
- what is the need for macro
- Data structure used in macro invocation and expansion

Macro: It is a single instruction that expands automatically into a set of instructions to perform a particular task. Thus macro instructions allow the programmer to write a shorthand version of a program, and leave the mechanical details to be handled by the macroprocessor.

Ex: In `std7XE`, 7 instructions (`STAX`, `STIB`, etc) is required to save the contents of all registers before calling a subprogram, but by using a macro instruction, the programmer can write a single instruction like `SAVEREGS`. The `SAVEREGS` macro instruction would be expanded into seven instructions required to save the contents of all registers.

↳ `LOADREGS` macro instruction would be used to reload the register contents after returning from the subprogram.

\* → Macro processor performs no analysis of the text it handles and is not concerned about the meaning of the involved statements during macro expansion. ∴ The design of a macro processor is machine independent.

1.1 Basic macro processor functions.

→ Macros refers to a set of statements which will replace every invocation to it. The two concepts associated with macros are :

- (i) Macro Definition
- (ii) Macro Expansion

(i) Macro Definition :

→ Consists of macro prototype, one or more module and macro preprocessor.

→ macro definition is a set of statements present in between a macro header statement (MACRO) and a macro end statement (MEND). MACRO and MEND are two assembly abbreviations used in macro definition.

\* Syntax of macro prototype :

<macro name> [ <formal parameter specification> [ , ... ] ]

where <macro name> : The mnemonic field of a statement  
<formal parameter> : <parameter name> [ <parameter kind> ]  
∴ each parameter begins with '\$'

Syntax: macro call

<macro name> [<actual parameter specification> [...]]

→ In general, macro definition is given as

```

NAME MACRO PARAMETERS
NAME    MACRO    PARAMETERS
:
:
:
body;   the statements which are generated as the expansion
        of the macros
:
:
:
MEND

```

// macro invocation is as

```

:
:
:
NAME    PARAMETERS
:
:
:

```

→ As in fig 4.1, macro definition is at line 10

```

10  RDBUFF  MACRO  4INDEV, 4BUFADR, 4RECLTH
:
:
95  MEND

```

→ macro invocation in fig 4.2

```

190  RDBUFF  F1, BUFFER, LENGTH

```



## 1.5) Macro Expansion

- Main <sup>invocation statements</sup> ~~expansion~~, are the statements of the macro body that are expanded each time the macro is invoked.
- The program in fig 4.1 is supplied as input to a macro processor.
- Fig 4.2 shows the output that would be generated
- In expanding the macro invocation on line 190, argument F1 is substituted for the parameter &INDEX, BUFFER is substituted for &BUFADR, LENQTH is substituted for &RECLTH.
- Line 190a through 190cn show the complete expansion of the macro invocation on line 190.
- Same in line 210a through 210h for WRRBUF macro
- As we see the <sup>body</sup> macro does not have any labels  
∴ for example, line 140 → JEB \*-3 and line 155 JLT \*+10. If we put label, it would be generated twice on line 210d and 220d resulting in an error (duplicate label definition) when the program is assembled.
- \*-3, \*+9, ... indicate pc-relative addressing






Figure 4.3 Example of the definition of macros within a macro body.




Figure 4.4 Contents of macro processor tables for the program in Fig. 4.1: (a) entries in NAMTAB and DEFTAB defining macro RDBUFF; (b) entries in ARGTAB for invocation of RDBUFF on line 190.

## 4.2.2.2.2.2. Recursive Macro Definitions and Macro Structures <sup>n</sup>

- For debugging two pass macro processors, all macro definitions are processed during pass-1 and all macro invocation statements are expanded during pass-2.
- The two-pass macro processors would not allow the body of one macro instruction to contain definition of other macros,  $\because$  all macros defined during the pass-1 before any macro invocation were expanded.
- Example of recursive macro definition is shown in Fig 4.3 (a) for SIC machine and Fig 4.3 (b) for SIC/XE machine.
- The same program can be run on either a SIC machine or SIC/XE machine. Invocation of MACROS or MACROX is only changed for use.
- A one-pass macro processor that alternates between macro definition and macro expansion in a recursive way is able to handle recursive macro definition provided that a macro definition of a macro should appear before the invocation.

substitution to the final macro expansion. (Fig 4.4)

→ There are three main data structures involved

### (i) Definition Table (DEFTAB)

↳ It stores the macro definitions which contains the macro prototype and the statements that make up the macro body

↳ Comment lines are omitted as they are not part of the macro expansion

↳ References to the macro instruction parameters are converted to a positional notation for efficiency in substituting arguments.

### (ii) Name Table (NAMTAB)

↳ It stores the macro names, which serves as index to DEFTAB.

↳ For each macro instruction defined, NAMTAB contains pointers to the beginning and end of the definition in DEFTAB DEFTAB.


### (iii) Argument Table (ARGTAB)

↳ Used during the expansion of macro invocations.

↳ When a macro invocation start is recognized, the arguments are stored in ARGTAB according to their position in the argument list.

↳ When it is expanded, arguments from ARGTAB are substituted for the corresponding parameters in the macro body.

Algorithm for a one pass macro processor



begin (macro processor)

```

EXPANDING := FALSE
while OPCODE = 'END' do
  begin
    GETLINE
    PROCESLINE
  end (while)
end (macro processor)

```

procedure PROCESLINE

```

begin
  search NMAPTAB for OPCODE
  if found then
    EXPAND
  else if OPCODE = 'MACRO' then
    DEFINE
  else write source line to expanded file
end (PROCESLINE)

```

Figure 4.5 Algorithm for a one pass macro processor.

procedure DEFINE

```

begin
  enter macro name into NMAPTAB
  enter macro prototype into DEPTAB
  LEVEL := 1
  while LEVEL > 0 do
    begin
      GETLINE
      if this is not a comment line then
        begin
          substitute positional notation for parameters
          enter line into DEPTAB
          if OPCODE = 'MACRO' then
            LEVEL := LEVEL + 1
          else if OPCODE = 'MEND' then
            LEVEL := LEVEL - 1
          end (if not comment)
        end (while)
        store in NMAPTAB pointers to beginning and end of definition
      end (DEFINE)
    end
  end
end (DEFINE)

```

procedure EXPAND

```

begin
  EXPANDING := TRUE
  get first line of macro definition (prototype) from DEPTAB
  set up arguments from macro invocation in ARGVAB
  write macro invocation to expanded file as a comment
  while not end of macro definition do
    begin
      GETLINE
      PROCESLINE
    end (while)
  end (EXPAND)
end (EXPAND)

```

procedure GETLINE

```

begin
  if EXPANDING then
    begin
      get next line of macro definition from DEPTAB
      substitute arguments from ARGVAB for positional notation
    end (if)
  else
    read next line from input file
  end (GETLINE)
end (GETLINE)

```

Figure 4.5 (cont'd)

## Handling nested macro definition within macros

→ In `DEFABS` (define procedure), when a macro definition is being entered into `DEFABS`, the normal approach is to continue until an `MEMD` directive is reached. This will not work for nested macro defn ∵ the first `MEMD` encountered in the inner macro will terminate the whole macro definition process

→ To solve this problem, a `DEFINE` procedure is used which maintains a counter named `LEVEL`. The `LEVEL` value is incremented by 1 when `MACRO` directive is read. The value is determined by 1 when `MEMD` directive is read. When `LEVEL` value becomes 0, the `MEMD` that corresponds to the original `MACRO` directive has been found. This process is very much like matching left and right parentheses when scanning an arithmetic expression.

# LOADERS AND LINKERS

3 processes a system program performs →

1. Loading - bringing the object program into memory for execution

2. Relocation - modify the object program so that it can be located at a different location from the original one

3. Linking - combining 2 or more separate object programs and supply information needed to allow reference b/w them.

Loaders - system program that perform loading function.  
- Can also support linking & relocation.

Linker - separate system program for linking operation.

## LOADERS [3.1]

→ Basic Loader Function or fundamental

◦ The most basic loader function is → bringing object program into memory and starting execution.

### ◦ Absolute Loader

It is the most basic loader that just performs loading function.

It performs all its functions in a single pass.

- It checks Header record to verify that correct program is being loaded and that it will fit in the memory space available

- It reads each Text record and the object code is moved to its corresponding memory location

- The End record provides indicates end of object-code and gives address of location from where execution starts.



## ALGORITHM :: Absolute loader

```
begin
  read Header record
  verify program name and length
  read first Text record
  while record type ≠ 'E' do
    begin
      {if object code is in character form, convert to
       internal representation}
      move object code to specified location in memory
      read next object program record
    end
  jump to address specified in End record
end.
```

### Note →

In the object program, each byte of assembled code is given using hexadecimal representation in character form.

eg - Opcode for STL → 14

It is represented using pair of characters '1' & '4'

So, when loader reads this, they occupy 2 bytes of memory. But, in the instruction loaded for execution it is to be stored as 1 byte represented by hexadecimal 14.

⇒ Each pair of byte from object program record must be packed together into 1 byte during loading.

~~At~~ This method of representation is insufficient

~~At~~ So, object program can be stored in binary form → each byte of object code stored in 1 byte of memory but they aren't easy to read for humans!

## ◦ Simple Bootstrap Loader

- Special absolute loader that is first executed when computer is first started or restarted.
- It loads the 1<sup>st</sup> program to be run on the computer, i.e. OS.

Line	BOOT	START	0	BOOTSTRAP LOADER FOR SIC/XE
1	◦			
2	◦	THIS BOOTSTRAP	READS OBJECT CODE FROM DEVICE F1 AND	
3	◦	ENTERS IT INTO MEMORY	LOCATION STARTING FROM	
4	◦	ADDRESS 80h. AFTER LOADING IS COMPLETE	CONTROL JUMP	
5	◦	TO 80h IS EXECUTED TO BEGIN EXECUTION OF PROGRAM.		
6	◦	REGISTER X CONTAINS	NEXT ADDRESS TO BE LOADED	
7		CLEAR	A	CLEAR REG A TO 0
8		LDX	#128	INITIALIZE REG X TO 80h
9	LOOP	JSUB	GETC	READ HEX DIGIT FROM PROG
10		RMD	A, S	SAVE IN REG S.
11		SHIFTL	S, 4	MOVE TO HIGH-ORDER 4 BITS
12		JSUB	GETC	GET NEXT HEX DIGIT
13		ADDR	S, A	COMBINE DIGITS TO 1 BYTE
14		STCH	0, X	STORE AT ADDR. IN X.
15		TIXR	X, X	ADD 1 TO MEMORY ADDRESS
16		J	LOOP	LOOP TILL EOF REACHED.
17	◦			
18	◦	SUBROUTINE TO READ FROM DEVICE AND CONVERT IT		
19	◦	FROM ASCII TO HEXA DIGIT VALUE AND RETURN IT		
20	◦	TO REG A. IF EOF ENCOUNTERED, CONTROL TRANSFERRED		
21	◦	TO 80h		
22	◦			
23	GETC	TD	INPUT	TEST INPUT DEVICE
24		JEQ	GETC	LOOP UNTIL READY
25		RD	INPUT	READ CHARACTER
26		COMP	#41	IF CHAR IS 04h (EOF)
27		JEQ	80	JUMP TO START OF PROG LOADED
28		COMP	#48	COMP TO 30h ('0')
29		JLT	GETC	SKIP CHAR < '0'
30		SUB	#48	SUBTRACT 30h FROM ASCII
31		COMP	#10	FOR 'A' TO 'F', RESULT < 10 THEN
32		JLT	RETURN.	CONVERSION COMPLETE, ELSE.
		SUB	#7	SUBTRACT 7 MORE.
33	RETURN	RSUB		RETURN TO CALLER
34	INPUT	BYTE	X 'F1'	INPUT DEVICE
35	◻	END	LOOP	

- The bootstrap begins at address 0 [Line 0]
- It loads the OS starting at address 80h by initializing register X (the pointer) to 80h [LINE 8]

- As this is the 1st prog to be loaded, its loading is simple.

The object program from device FI is

- represented as 2 hexadecimal digit for 1 byte
- has no Header or End record or any other control information.

Here, the object code is loaded into consecutive bytes of memory starting at 80h.

- Subroutine GETC →

It reads 1 char from device FI and converts it from ASCII to the hexadecimal digit it represented.

When it encounters EOF, the control moves to 80h (i.e. start of loaded program)

So in the program,

the main loop keeps track of the next memory location for loading and reads the 2 characters & stores it as 1 byte.

The subroutine reads the character and converts it from ASCII to represented hex value.

3.2

### → Disadvantage of absolute loader

- o The program <sup>needs</sup> absolute memory location for loading to be specified by the programmer. But in large & advanced machine, multiple independent program run together share memory. Here predefining memory for loading is impossible.
- o The subroutines of libraries aren't used efficiently. For efficient use only required subroutines should be loaded but this isn't possible with absolute addresses.

### MACHINE DEPENDENT LOADER FEATURES

→ In most modern computer, the loaders also perform the relocation and linking function, in addition to the basic loading function.

### • Relocation

- Loaders that allow relocation are called relocating loader or relative loader.

- Methods for specifying relocation as part of object program

(i) Modification record is used to describe each part of object code that must be changed when program relocates. And the instructions whose value is affected by relocation are ones that use extended format.

The modification record specify the start address & length of fields to be altered. It then describes the modification to be performed.

But, this method isn't suited for all machines. eg- In a SIC machine, there is no relative address & so, <sup>almost</sup> all instructions need to be modified during relocation. This leads to a lot of Modification record that dramatically increases object code size.

(ii) There is a relocation bit associated with Text Record each word of object code in

~~Text Record~~  
Text Record. It is <sup>used</sup> primarily use direct address & fixed instruction format.

In SIC machine, each instruction occupies 1 word, i.e. one relocation bit per instruction.

The relocation bits gathered together to a bit mask which is present in the Text Record following the ~~second~~ length indicator.

eg-  $T \wedge 001057, 0A \wedge \underline{800} \wedge 100036 \wedge 4C0000 \wedge F1 \wedge 001000$

if relocation bit correspondy to a word is  
- 1 → modification required  
prog's starty addr is to be  
added to this word dury  
relocation

- 0 → no modification required.

If Text record has fewa than 12 words,  
then ~~it correspondy~~ <sup>to</sup> for unused words ~~⇒~~  
Correspondy ~~word~~ relocation bit = 0.

eg - FFC ( 1111 1111 1100 )  
First 10 words need to be modified.

~~iii) Some~~

iii) Some computer have hardware relocation  
capability that eliminates need of loader  
to relocate program.

The SIC/XE machine usually use the Modification  
record scheme for relocation.

ALGORITHM: SIC/XE relocation loader

begin.

get PROGADDR from operating system

while not end of input do

begin

read next record

while record type ≠ 'E' do

begin

read next input record

while record type = 'T' then

begin.

move object code from a  
record to location ADDR  
+ specified address

end

while record type = 'M'

add PROGADDR at location  
PROGADDR + specified address

end.

end

end

The SIC machines usually use the modification bit scheme.

ALGORITHM: SIC relocation loader algorithm.

begin

get PROGADDR from operating system

while not end of input do

begin

read next record

while ~~end~~ record type  $\neq$  'E' do

while record type = 'T'

begin

get length = second data.

mask bits(M) as third data.

for (i=0, i<length, i++)

if  $M_i = 1$  then

add PROGADDR at the location PROGADDR + specified address.

else

move object code from record to location PROGADDR + specified address.

read next record.

end

end

end.

### • Program Linking

- ~~the~~ programs made up of multiple control sections can be assembled in 2 ways

• all control sections together

ie in same invocation of assembler

• each independently.

In both case they will appear as separate segments of object code after assembly

Assembler sees code only as control sections that are to be loaded, relocated & linked. It doesn't need to know which control sections

were assembled at same time

Consider 3 programs each containing single control section:

Loc		Source statement	Object code
0000	PROGA	START 0 EXTDEF LISTA, ENDA EXTREF LISTB, ENDB, LISTC, ENDC	
0010	REF1	+LDA LISTA	03201D
0021	REF2	+LDT LISTB+4	77100004
0027	REF3	+LDX #ENDA-LISTA	050014
0040	LISTA	EQU *	
0054	REF4	WORD ENDA-LISTA+LISTC	000014
0054	REF4	WORD ENDC-LISTC-10	FFFFFFF6
0057	REF5	WORD ENDC-LISTC+LISTA-1	00003F
005A	REF6	WORD ENDA-LISTA-(ENDB-LISTB)	000014
0059	REF7	WORD LISTB-LISTA	FFFFC0
0060	REF8	END REF1	

Loc		Source statement	Object code
0000	PROGB	START 0 EXTDEF LISTB, ENDB EXTREF LISTA, ENDA, LISTC, ENDC	
0016	REF1	+LDA LISTA	03100000
001A	REF2	+LDT LISTB+4	772027
001D	REF3	+LDX #ENDA-LISTA	05100000
0060	LISTB	EQU *	
0070	ENDB	EQU *	
0070	REF4	WORD ENDA-LISTA+LISTC	000000
0073	REF5	WORD ENDC-LISTC-10	FFFFFFF6
0076	REF6	WORD ENDC-LISTC+LISTA-1	FFFFFFF6
0079	REF7	WORD ENDA-LISTA-(ENDB-LISTB)	FFFFFFF0
007C	REF8	WORD LISTB-LISTA	000050
		END	

Loc		Source statement	Object code
0000	PROGC	START 0 EXTDEF LISTC, ENDC EXTREF LISTA, ENDA, LISTB, ENDB	
0018	REF1	+LDA LISTA	03100000
001C	REF2	+LDT LISTB+4	77100004
0020	REF3	+LDX #ENDA-LISTA	05100000
0030	LISTC	EQU *	
0042	ENDC	EQU *	
0042	REF4	WORD ENDA-LISTA+LISTC	000030
0045	REF5	WORD ENDC-LISTC-10	000008
0048	REF6	WORD ENDC-LISTC+LISTA-1	000011
004B	REF7	WORD ENDA-LISTA-(ENDB-LISTB)	000000
004E	REF8	WORD LISTB-LISTA	000000
		END	

- LISTA, LISTB, LISTC → list of items of each prog.
- ENDA, ENDB, ENDC → makes end of lists
- Reference to external symbol in
- REF1 to REF3 → as instruction operands
- REF4 to REF8 → values of data word.

### REF1

In PROG A, REF1 is a reference to label within the program so, no modification for relocation or linking needed

In PROG B & PROG C → REF1 is reference to an external symbol so, assembler uses extended format instruction with address field → 0000 & Modification record required to tell loader that add value of LISTA is to be added after linking

### REF2

Similar to REF1 but here PROG B has local reference & PROG A & PROG C have external symbol.

### REF3

It is an immediate operand whose value is ENA-LISTA. In PROG A it can be directly computed but in the other 2 progs, the value is unknown. The expression is assembled as external reference & final result is an absolute value independent of location of where program is loaded.

### General approach →

assembler evaluate as much of the expression as it can & remainder is passed on to loader via Modification record.

### eg - REF4

In PROG A assembler can evaluate all expression except for LISTC

The result is an initial value of 000014h and  
↳ (0054-0040)  
1 Modification record

In PROG B no terms can be evaluated by the assembler

The result is an initial value of 000000h & 3  
Modification record



In PROGc assembler can supply value of LISTC but rest is unknown.

Initial value is relative address of LISTC and  
 1. Modification record tells to add value of LISTA  
 2. subtract value of LISTA.

- Consider the 3 progcs have been loaded into memory with PROGA starting at address 4000, with PROGB & PROGc immediately following.

\*REF4 to REF8 will end up with same value in each of the 3 program after relocation and linking.


eg - value of reference REF4 in PROGA located at 4054 (4000 + relative address of REF4 (0054))

Initial value of REF4 → 000014 (from the Text record)

To this we add address assigned to LISTC (4112) [beginning of PROGc + 20]

⇒ value in memory 4054

$$\rightarrow 000014 + 4112 = 004126$$



In PROGA for REF4

located at relative address 70

so, memory location  $(4063 + 70 \rightarrow 40D3)$

initial value  $\rightarrow 000000$

+ ENDA  $\rightarrow 4054$   $(4000 + 54)$   
 + LISTC  $\rightarrow 4112$   $(40E2 + 30)$   
 - LISTA  $\rightarrow 4040$   $(4000 + 40)$   
 = 004126

$\rightarrow$  same as in PROGA

Similarly for PRO1C, REF4 also results in 004126

\* REF1-REF3  $\rightarrow$  which are reference that are instruction operand, calculated values after loading aren't always equal as additional address calculation step involved in case of base or PC, relative instructions

eg - REF1  $\rightarrow$

For PROGA  $\rightarrow$  target address 4040.  
displacement 01D + PC (4023)

For PROGA  $\rightarrow$  REF1 is extended format instruction with direct address which is 4040  
(LISTA location  $\rightarrow 4000 + 40 = 4040$ )

### $\rightarrow$ Algorithm & Data Structure for Linking Loader.

- Algorithm for linking & relocating loader that uses Modification record for relocation so that linking & relocation function are performed w/ same mechanism.

- i/p to loader is set of object programs that are to be linked together. Programs may contain <sup>external</sup> reference to symbol whose definition come later & so linking operation can't be performed till the external symbol is assigned an address.

o Linking loader makes 2 passes over its i/p.  
 Pass1  $\rightarrow$  assigns address to all external symbols  
 Pass2  $\rightarrow$  performs actual loading, relocation & linking.

Data structure needed,

- ESTAB → external symbol table  
→ it stores name & address of each external symbol in the set of control sections (programs) that are loaded  
→ Hashed organization is used for this table.

PROGRAM

Important variables needed,

- PROGADDR → program load address
- CSADDR → control section address

PROGADDR is the beginning address where linking program is to be loaded. Its value is supplied by the OS

CSADDR - start address of control section currently being scanned by loader

Pass 1

- loader only concerned with Header & Define record types.
- Value for PROGADDR is obtained from OS, which is the CSADDR for the 1<sup>st</sup> control section.
- Control section name is obtained from Header record and is entered in ESTAB with its corresponding value given by CSADDR.
- All external symbols that appear in Define record also entered in ESTAB. Their address is relative address + CSADDR.
- When end record reached,  
Control section length (SDH) added to CSADDR → this is CSADDR for next section.

Pass 1:

```
begin
get PROGADDR from operating system
set CSADDR to PROGADDR (for first control section)
while not end of input do
begin
read next input record (Header record for control section)
set CSLTH to control section length
search ESTAB for control section name
if found then
set error flag (duplicate external symbol)
else
enter control section name into ESTAB with value CSADDR
while record type = 'E' do
begin
read next input record
if record type = 'D' then
for each symbol in the record do
begin
search ESTAB for symbol name
if found then
set error flag (duplicate external symbol)
else
enter symbol into ESTAB with value
(CSADDR + indicated address)
end (for)
end (while = 'E')
add CSLTH to CSADDR (starting address for next control section)
end (while not EOF)
end (Pass 1)
```

Pass 2.

- Here actual loading, relocation & linking is done
- As Each Text Record is read, object code is moved to its specified address which is, relative address + CSADDR.
- When Modification Record is encountered, symbol required for modification is looked up in ESTAB & its value is added or subtracted from intended location.

Pass 2:

```
begin
set CSADDR to PROGADDR
set EXECADDR to PROGADDR
while not end of input do
begin
read next input record (Header record)
set CSLTH to control section length
while record type = 'E' do
begin
read next input record
if record type = 'T' then
begin
(if object code is in character form, convert
into internal representation)
move object code from record to location
(CSADDR + specified address)
end (if 'T')
else if record type = 'M' then
begin
search ESTAB for modifying symbol name
if found then
add or subtract symbol value at location
(CSADDR + specified address)
else
set error flag (undefined external symbol)
end (if 'M')
end (while = 'E')
if an address is specified (in End record) then
set EXECADDR to (CSADDR + specified address)
add CSLTH to CSADDR
end (while not EOF)
jump to location given by EXECADDR (to start execution of loaded program)
end (Pass 2)
```

Last step performed by loader,  
 transfer of control to loaded program  
 to begin execution. The End record for each  
 control section may contain address of 1<sup>st</sup> instruction  
 in that control section to be executed.  
 If more than 1 control section specifies transfer  
 address, loader uses the last one encountered.  
 If no control section specifies transfer address, loader  
 uses beginning of linked program (i.e. PROG ADDR).

→ Algorithm can be made more efficient if we  
 use reference no for external symbol in Modification  
 record, instead of the symbol name.  
 Then we will need to add a Refn record that  
 specifies the symbol & its reference no.

eg. R<sub>1</sub> 02 LISTB 03 ENDB 04 LISTC 05 ENDC.

→ Reference record in PROG.

So the modification record will be of the form,

M<sub>1</sub> 000024<sub>1</sub> 05<sub>1</sub> +02

Advantage of this method →

• avoids multiple searches of ESTAB for  
 same symbol while loading of control section.  
 Now, only 1 lookup in ESTAB required for each  
 external reference symbol.

## MACHINE INDEPENDENT LOADER FUNCTION

### Automatic Library Search →

- Many linking loaders can automatically incorporate  
 subroutines from program libraries into the program  
 being loaded.
- Some std. libraries are used in such a way, other  
 libraries may be specified by control statements &  
 by parameters to loaders.

- Subroutines called by program being loaded are automatically fetched from the library and linked to the program while loading. This is known as.

→ Automatic library call (or) library search.

How is it done?

The linking loader that supports this must be able to keep track of external symbols used that are part of the input.

To do this the loader enters all external symbols it encounters into the ESTAB, ~~when it~~ if the symbol isn't already present. When it encounters the external symbol's definition it complete its entry (if present) by filling in its address.

If at the end of Pass 1, some unresolved symbols present in ESTAB then loader searches for them in the libraries.

It is possible that subroutines fetched from libraries may also contain external symbols so library search needs to be repeated till all external references have been resolved.

This process allows programmers to override the standard library's subroutines by providing our own subroutines as input to loader so when loader goes to search library for unresolved symbol reference, the overridden subroutine reference is already defined & resolved.

How libraries are searched?

The libraries themselves ~~are~~ have assembled or compiled version of subroutines. It is possible to search them using their Define records, but it is inefficient.

Special structure called directory used to search libraries. It contains name of each routine & a pointer to its address within the file. If a subroutine referred to by multiple names, there is an entry for each name and all point to same location.

- This same technique applies to resolution of <sup>external</sup> reference to data items.

### ◦ Loader Options

- Loaders allow options that modify standard processing of the loader. Many loaders have a special command language that is used to specify options. Sometimes there is a special `ilp` file that contains such control statements, sometimes the statements are embedded in the primary input stream b/w object programs & can be included in the source program.

- On some systems options are specified as part of job control language that is processed by the OS. Here, OS incorporates the options specified into a control block that is made available to loader when its invoked.

### - Some options -

- to select alternative sources of `ilp`  
eg - `INCLUDE program-name (lib-name)`  
This directs loader to read object program from a library & treat it as primary loader `ilp`'s part.

- to allow users to delete external symbols or entire sections

`DELETE csect-name`

deletes control section(s) from set of progs being loaded

- to change external references within prog being loaded & linked

`CHANGE name1, name2`

name1 is changed to name2 wherever it appears in the object prog.

eg - Consider a main program say COPY that has 2 subprograms -  
`RDREC` : to read records  
`WRREC` : to write records

Each has its own control section

Suppose utility subroutine available such that it contains subroutines `READ` & `WRITE` and it is more favorable for COPY to use them

As a temp measure, first we use some load commands to make these changes without reassembling the program, to test the new routines

<code>INCLUDE</code>	<code>READ (UTLIB)</code>	} tells loader to include control section <code>READ</code> & <code>WRITE</code> from <code>UTLIB</code> library
<code>INCLUDE</code>	<code>WRITE (UTLIB)</code>	
<code>DELETE</code>	<code>RDREC, WRREC</code>	→ tells not to load <code>RDREC</code> & <code>WRREC</code>
<code>CHANGE</code>	<code>RDREC, READ</code>	} → changes all external references to <code>RDREC</code> to refer to <code>READ</code> & reference to <code>WRREC</code> to refer to <code>WRITE</code> .
<code>CHANGE</code>	<code>WRREC, WRITE</code>	

- `LIBRARY MULLIB`  
 → it automatically includes library routines to satisfy external references

- `NOCALL SYMBOLS`  
 → tells loader that <sup>these</sup> external references are to remain unresolved.





- option to specify that no external reference is to be resolved  
Usefull when programs are to be linked but not immediately executed
- option to specify where execution should begin
- option to control whether or not loader should execute program if error is detected during load

## LOADER DESIGN OPTIONS

### Organisation of loader functions

- linking & relocation takes place at load time (used by linking loader)
- linkage editors - linking is performed prior to load time
- dynamic linking - linking is performed at execution time

### → Linkage Editors



In linkage editor, the source programs are first assembled or compiled

## • Linkage Editor vs Linking Loader.

→ Linking Loader performs all linking & relocation functions & loads linked program directly into memory for execution.

- Linkage editor produces a linked version of program called load module or executable image, which is written into a file or library for later execution.

→ Linkage editor is useful for programs that need to be executed multiple times without reassembling every time.

For execution, relocation loader loads program into memory. Only the object code modification required is getting the actual address for loading, rest is done during linking. So, now loading can be done in 1 Pass.

→ Linking Loader is better when program needs to be reassembled for every execution.

• The linked program produced by linkage editor is in a form that is suitable for processing by relocation loader.

- All external references are resolved

- relocation is indicated by some mechanism like Modification record or bit mask.

Information about external references are often retained in the linked program as it allows subsequent relinking of program to replace control sections, modify external references, etc.

• If actual address for loading is known, then linkage editor can perform the relocation, i.e. result is linked program that is exact image of way program will appear in memory.

But,

flexibility of loading program at any location is preferred over the reduction of overhead for performing relocation at run time.

• Other useful functions →

→ modification of a linked program without having to process the entire program.

eg - Consider a program PLANNER that has multiple

subroutines. One of its subroutines PROJECT had to be changed due to error a to improve efficiency. After new version of PROJECT is assembled or compiled, linkage editor can replace this subroutine in the linked version of PLANNER. use some linkage editor commands.

```
INCLUDE PLANNER (PROGLIB)
DELETE PROJECT
INCLUDE PROJECT (NEWLIB)
REPLACE PLANNER (PROGLIB)
```

→ linkage editor can be used to build packages of subroutines or other central sections that are generally used together.

This is useful while dealing with subroutine libraries that support high level programming lang.

eg- In a typical implementation of FORTRAN, there are large number of subroutines that are used to handle formatted input & output. There are large no. of cross-references b/w these subprograms because they are closely related.

But, it is desirable to keep them as separate modules for program modularity & maintainability.

But, same set of cross-references will be processed for <sup>almost every</sup> FORTRAN program linked. This represents a substantial overhead.

We can use the linkage editor to combine the subroutines into a package using commands like,

```
INCLUDE READR (FTNLIB)
INCLUDE WRITER (FTNLIB)
INCLUDE ENCODE (FTNLIB)
.
SAVE FTN10 (STLIB)
```

The linked module FTN10 can be indexed in directory of SUBLIB under same name as original subroutines. Thus, search of SUBLIB before FTNLIB would retrieve FTN10 instead of separate routines.

And as FTN10 would already have all cross-references b/w subroutines resolved, these linkage wouldn't need to be reprocessed when user's program is linked.

→ linkage editor allow user to specify that external references are not to be resolved by automatic library search.

eg - If 100 FORTRAN program using I/O routines, are to be stored in a library, the library will store 100 copies of FTN10 if all external references were resolved.

This wastes a lot of library space.

We can use commands to specify that no library search is to be performed during linkage editing and so they can only be resolved during execution.

This will require slightly more overhead due to a linkage operation but it results in large saving of library space.

• Linkage editors are in general more flexible than linkage loaders & also offer more control. But they also are more complex and have greater overhead.

→ Dynamic Linking. (or dynamic loading or load on call)

• Here the linking is performed during execution time. i.e. a subroutine is loaded & linked to rest of program when it is first called.

• It is used to allow several executing programs to share 1 copy of a subroutine or library.

eg - run-time support routines for a high level lang like C could be stored in a dynamic link library.

A single copy of the routines could be loaded into memory & all executing C programs could be linked to this copy instead of having separate copy for each.

- In object-oriented system, dynamic linking is used for references to software objects.

This allows implementation of object & its methods to be determined during run-time.

The implementation can be changed anytime without affecting program that uses the object.

- Advantages of dynamic linking -

- \* it provides ability to load routine only when they are needed

This results in saving of time & memory space


eg - Consider program contains subroutines that correct or diagnose error in i/p data during execution. If no error occurs (which can be common) then these subroutines will not be used and so will not be loaded & linked.

- If program has many subroutines but uses only a few depending on its input, then only the subroutines required can be loaded & linked during execution.

- How to accomplish load & linking of called subroutines?


- The routine that must be dynamically loaded must be called via OS service request, i.e. the request is to the part of the loader that is kept in memory. ~~Some JSUB instruction that refers to an external symbol~~

- So instead of executing a JSUB instruction that refers to an external symbol, program makes a load & call request to OS with symbolic name of routine as the parameter.




Here, the user program sends a load-and-call request for ERRHANDL subroutine.

- The OS examines internal table to determine whether or not routine is already loaded  
 If not, routine is loaded from specified user or system library  
 [Load]



and then control is passed to the routine being called,  
 [Call]




When subroutine completes its processing, it returns to its caller (i.e. OS routine that handles load-and-call request).  
 The OS then returns the control to the user program.



After subroutine is completed, the memory that was allocated for loading may be released & used for other purpose. But, this isn't done immediately as if a 2<sup>nd</sup> call to it occurs, another load operation won't be required. So, it is desirable to keep the subroutine till memory isn't required by any.

If subroutine called is still in memory, control is directly passed to it from the dynamic loader.



• In dynamic loading, binding of symbolic name to actual address is delayed from load time until execution time which results in greater flexibility

- But, this also requires more overhead as OS intervenes in the calling process.

## → Bootstrap Loaders

In a idle computer with no program in memory, how do things start?

- When machine is empty and idle there is no need for relocation, <sup>only</sup> absolute address for program being 1<sup>st</sup> loaded is needed. (this program is usually the OS). For this we need an absolute loader loaded.
- Early computers required operator to enter <sup>into</sup> memory the object code of absolute loader using switches on computer console. But, this is too inconvenient & error-prone.
- In some computers, absolute loader program is permanently present in a ROM. When some hardware signal occurs indicating start up of the system, the machine begins executing this ROM program.  
 On some computers, program is executed in the ROM  
 on others, program is copied ~~to~~ to main memory & executed.  
 But, it is inconvenient to change the ROM program if modification necessary.

- Intermediate solution,

have a built-in hardware function (or small ROM program) that reads fixed length records from some device into memory at fixed location.

After reading operation is complete, control is transferred to address in memory where records <sup>is</sup> stored. These records contain ~~addresses~~ machine instructions that absolute loader loads the absolute program that follows.

If the instructions can't be fit in 1 record, then record causes ready of other records & they in turn cause ready of more records.

→ hence the term bootstrap.

1<sup>st</sup> record(s) → bootstrap loader.

This loader added to beginning of all object programs that

all to be loaded into empty & idle system.

## IMPLEMENTATION EXAMPLE →

→ MS-DOS Linker for Pentium & other x86 system.

- Most MS-DOS compiler & assembler produce object modules, not executable machine language programs.
- These object modules have extension .OBJ and they contain binary image of translated instructions & data of program. It also describes structure of program.
- MS-DOS LINK - linkage editor that combines one or more object modules to produce a complete executable program.

The executable program have extension .EXE.  
LINK can also combine the translated program with other modules from object code libraries.

- A typical MS-DOS object module,

<u>Record Type</u>	<u>Description</u>
THEADR	Translator Header
TYPDEF PUBDEF EXTDEF	} External symbol & references
LNAMES SEGDEF GRPDEF	
LEDATA LIDATA	
FIXUPP	
MOEEND	End of object module.

similar to  
Header &  
End record  
of SIC/XE

- THEADR record - specifies name of object module
- MOEEND record - marks end of module & contains reference to entry point of program



• **PUBDEF** record — contains list of external symbols called public names that are defined in the object module.

• **EXTDEF** record — contains list of external symbols that are referred to in the object module.

Similar to Define & Refer record of SIC/XE

Both PUBDEF & EXTDEF contain info abt data type designated by an external name.

• **TYPEDEF** record — defines the types

• **SEGDEF** <sup>record</sup> → describes segment in object module including their name, length & alignment

**GRPDEF** record — specify how these segments are combined into groups

**LNAMES** record — contains list of all segment & class names used in program.

SEGDEF & GRPDEF refer to segment by giving the position of its name in the LNAMES records.

~~• LE DATA~~

• **LEDATA** record — contains translated instructions & data from source program

It is similar to Text record of SIC/XE

**LIDATA** record — specify translated instructions & data that occur in repeating pattern.

• **FIXUPP** record — used to resolve external references & carry out address modifications that are associated with relocation & grouping of segment within the program.

It is similar to Modification record of SIC/XE

But FIXUPP records are more complicated.

A FIXUPP record must immediately follow the LIDATA & LIDATA record to which it applies.

• LINK performs its functions in two Passes.

Pass 1 - computes starting address for each segment in the program

It constructs a symbol table that associates an address with each segment (using LNAMEs, SEGMENT-SEGDEF & GRPDEF records) and each external symbol (using EXTDEF & PUBDEF records).

If unresolved external symbols remain after all object modules are processed, LINK searches the specified libraries.

Pass 2 - LINK extracts translated instructions & data from object modules & build an image of executable program in memory.

This is because, executable program is organised by segment & not by code of object modules. Building a memory image, most efficient way to handle rearrangements caused by combining & concatenating segments.

If enough memory isn't available, LINK uses temp disc file in addition.

Here LINK processes each LEDATA & LIDATA record along with corresponding FIXUPP records & places binary data from LEDATA & LIDATA record into memory image at locations reflecting segment address computed during Pass 1.

Relocation & resolving of external references is done here. A table of segment fixups is maintained that is used to perform relocation that reflects actual segment address when program is executed.

Once memory image is complete LINK writes it to .EXE file, which also contains a header that contains table of segment fixups & information about memory requirement & entry points & also initial contents of CS & SP registers.

## → SunOS Linkers for SPARC system.

- SunOS provides 2 different linkers
  - sun-time linker
  - link-editor

• Link-editor is most commonly used in process of compiling a program.

It takes 1 or more object modules produced by assemblers & compilers & combines them to produce a single obj module.

• Types of output module →

1. Relocatable object module

It is suitable for further link-editing

2. Static executable

It has all symbolic references bound & ready to run

3. Dynamic executable

It has some symbolic references that are to be bound at run-time

4. Shared Object

It provides services that can be bound at run-time to 1 or more dynamic executables

• Object module contains multiple sections which represent instructions & data areas from source program.

These sections have a set of attributes such as "executable", "writable".

Object modules also include list of relocation & linking operations that need to be performed & a symbol table that describes the symbols used.

• Sun-OS link-editor reads the object modules that are given to it to process. Sections that have same attributes are concatenated to form new section in obj file.

Symbol table from o/p files are processed to match symbol definitions & references, and relocations & linking operations are performed within o/p file.

Linking generates new symbol table & new set of relocation instructions in output file. They represent symbols that need to be bound at run-time & relocations that need to be performed during loading.

Relocation & linking operation are specified using set of processor-specific codes.

The codes reflect instruction format & addressing mode that are found in the machine as they describe the size of the field to be modified & calculations that need to be performed.

Symbolic references from o/p file that aren't resolved are processed by referring to archives & shared objects

↓  
collection of relocatable object modules

Directory within archives associate symbol name with object module that contains its definition. & selected module from archive is included to resolve the references.

~~Shared~~  
Shared object is an indivisible unit that was generated by link-edit operation.

If reference symbol is defined in a shared object, entire content of shared object becomes logical part of o/p file.

Link-editor records dependency to shared object, actual inclusion of the shared object happens at run-time.

• SunOS run-time linker,

used to build dynamic executable & shared objects at execution time.

It determines what shared objects are required by dynamic executable & ensures that they are included. It also resolves any additional dependencies on other shared objects.

After locating & including necessary objects, linker performs relocation & linking to prepare program for execution.

They bind symbol to actual memory address to which segment is loaded &. Then control is passed to executable program after binding data references.

Binding of procedure call is done during execution. During link-edition, calls to globally defined procedure is converted to reference to a procedure linking table. When procedure is called for the 1<sup>st</sup> time, control is passed to run-time linker via the table. The linker looks up the actual address of the procedure & includes it to linkage table.

So, subsequent call will directly go to called procedure  
→ lazy binding.

• Run-time linker provides flexibility.

During execution, prog can dynamically bind to new shared objects, by this allows prog to choose b/w no. of shared objects.

If a shared object isn't needed it isn't linked/binded.

→ Cray MPP Linker for Cray T3E system.


• T3E system contain large no. of processing elements (PEs).

Each PE has its own local memory & can access memory of all other PEs.

• An application program on a T3E system is allocated a partition that consist of several PEs. (to take advantage of llc architecture of machine).

• Work to be done is divided into by no. of PEs

eg - partition contains consists of 16 PEs, 2 elements of a 1D array is distributed



If prog contains loop that process all 256 elements, PE0 can execute loop for A[1] to A[16]  
PE1 can execute loop for A[17] to A[32] & so on.

• Shared data → data that is divided among no. of PEs.

Private data → data that isn't shared by dividing it, each PE contains a copy of the data.  
Or PE has private data that exists only in its own local memory

• When program is loaded,  
each PE gets a copy of executable code, its private data & its portion of shared data.

• MPP linker organizes blocks of code or data from object program into lists.

The blocks on a given list all share some same property.

The blocks on each list is collected, address is assigned to each block & relocation and linking operations are performed.

The linker then writes a executable file that contains relocated & linked blocks. It also specifies no. of PEs required & other control information.

• Distribution of shared data depends on no. of PEs.

If no. of PEs is specified at compile time,  
it can't be overridden later.

If not, either

linker can create executable file that targets  
for a fixed no. of PEs

or  
partition size can be chosen at run time  
This is called plastic executable

Plastic executable is often larger than one  
targeted for fixed no. of PEs as,

it must contain copy of all relocatable  
object module & all linker directives that  
are needed to produce final executable.

# Compiler Design - 10CS63

## UNIT 1: Introduction

Translator - Any program that converts a high level language program to Machine (Low Language) code.


Compiler - Program that reads code in one language i.e. source code and translates it into another language i.e. target language is a compiler.



Interpreter - A kind of language processor which does not produce target program as a translation, but directly execute the operations specified in source program, on inputs supplied by the user.




Language Pre-processing system:






o A Hybrid compiler :

Ex: Java lang processor  
(Just-in-Time)



Structure of a compiler :



→ 2 main parts:


- ① Analysis - breaks up source prog into constituent pieces & imposes grammatical structure on them. Based on the structure it creates intermediate representation of source prog. Collects information about prog, stores it in the "Symbol Table". (Front End of compiler)
- ② Synthesis - constructs the desired target prog from the intermediate representation and information in the symbol table. (Back End of compiler)

→ 7 phases:

① Lexical Analysis - Scanning

- on reading character stream of src prog, it groups them into meaningful sequences called "Lexemes".
- for each lexeme, analyser produces as output a token of form:


$\langle \text{token-name}, \text{attribute value} \rangle$



② Syntax Analysis - Parsing

- parser uses tokens i.e. output of scanner and creates a tree like intermediate representation that depicts the "Grammatical Structure" of token stream

Ex: For Grammar  $E \rightarrow E + E \mid E * E \mid \text{num}$   
For Input  $2 + 3 * 5$



Interior node: operators  
exterior node: arguments

### ③ Semantic Analysis

- uses syntax tree and information in symbol table to check source prog for semantic (meaning) consistency with lang definition.
- It gathers type information and saves it in either syntax tree or symbol table for use in ICG.
- Type checking - compiler checks whether each operator has the matching operands
- coercions - lang specification may permit some type conversion

### ④ Intermediate Code Generation (ICG)

- The intermediary code during processing may be in the form of syntax tree or reduced form of source code.
- properties:
  - should be easy to produce
  - should be easy to translate into target M/C.

### ⑤ Code Optimization (M/C Independent)

- to improve intermediate code to get better target code
- Better in terms of: faster, shorter, less power consuming code
- Instead of using int to float operation, replace integer by its floating-point value directly

### ⑥ Code Generation

- input from intermediate representation maps to target lang.
- If target lang is M/C code - the instructions are translated into sequences of M/C instruction to perform same task.
- Judicious assignment of registers to hold variables is done.

## → Compiler construction Tools :

- ① Parser Generators - automatically produce syntax analyzers from a grammatical description of a prog lang
- ② Scanner Generators - produce lexical analyzers from a regular expression description of tokens of lang
- ③ Syntax directed translation engines - produce collections of routines for walking a parse tree and generate ICG
- ④ code generator generators - produce CG from collection of rules for translating each operation of Intermediate lang into MLC lang for a target MLC.
- ⑤ Data flow analysis engines - facilitate gathering of data about how values are transmitted from one part of prog to every other part.
- ⑥ compiler construction toolkits - provide integrated set of routines for constructing various compiler phases.

## Application of Compiler Technology :

- ① Implementation of high level prog. lang using modern OOPS concept like,
  - Data Abstraction
  - Inheritance properties
- ② optimization for computer architectures
  - Parallelism
    - (i) at instruction level - multiple operations executed together
    - (ii) at preprocessor level - different threads run separately.
  - Memory Hierarchy
    - Building very Large or Fast storage, but not both

### ③ Design New computer Architectures

→ RISC - reduces complex memory addressing, support data structure access, procedure invocation ...

→ Specialized Architectures -

Data flow M/C, vector M/C, VLIW & SIMD M/C.

### ④ Program Translations

(i) Binary Translations - Increases S/W availability

(ii) Hardware Synthesis - Verilog, VHDL - reduces time & effort

(iii) Database Query Interpreter - SQL queries effective retrieval

(iv) compiled simulation - model run, to validate design.

(v) Reduce redundancy in code

### ⑤ Software Productivity Tools

(i) Type checking - to catch program inconsistency

(ii) Bounds checking - Lang. provides range checking like for the buffer overflow, security, optimize range check, sophisticated analysis, error detection tools.

(iii) Memory Management Tools - (garbage collection)

• Automatic memory management tracks all memory related errors - leaks...


1. Write the difference between compiler and Interpreter

### Compiler

1. Compiler translates the entire program in one go and then executes it
2. It produces efficient object code therefore programs runs faster
3. Error reporting is time consuming (displayed after entire pgm is checked)
4. Conditional control statements are executed faster
5. Memory requirement is more ∵ single object code is generated
6. Program need not be compiled everytime
7. Difficult to use
8. Translate once and then run the result (stand-alone code, faster ex<sup>n</sup>)
9. Eg: c, C++,

### Interpreter

1. Interpreter first converts high level language into an intermediate code and then executes it line by line. The intermediate code is executed by another program
2. NO intermediate object code is generated
3. Errors are displayed for every instruction interpreted if any (error reporting is immediate)
4. Conditional control statements are executed slower
5. Memory requirement is less
6. Everytime high level program is converted into lower level pgm
7. Easy to use for beginners
8. read-check-execute loop → slower, not stand-alone
9. Eg: python, prolog




→ Examples showing detail phases of compiler:

①  $position = initial + rate * 60$

↓  
**Lexical Analysis**

$\langle id, 1 \rangle \langle = \rangle \langle id, 2 \rangle \langle + \rangle \langle id, 3 \rangle \langle * \rangle \langle 60 \rangle$


↓  
**Syntax Analysis**



Syntax Tree

1	position	
2	initial	
3	rate	

↓  
**Semantic Analysis**



↓  
**Intermediate code generation**

$t_1 = \text{int to float}(60)$   
 $t_2 = id_3 * t_1$   
 $t_3 = id_2 + t_2$   
 $id_1 = t_3$

↓  
**M/c independent code optimization**

$t_1 = id_3 * 60.0$   
 $id_1 = id_2 + t_1$

→ **Code Generation**


```
LDF R1, id3
MULF R1, R1, #60.0
LDF R2, id2
ADDF R2, R2, R1
STR id1, R2
```

②  $a[\text{index}] = 4 + 2 + \text{index}$

↓  
**Lexical Analysis**

$\langle \text{id}, 1 \rangle \langle [ \rangle \langle \text{id}, 2 \rangle \langle ] \rangle \langle = \rangle \langle 4 \rangle \langle + \rangle \langle 2 \rangle \langle + \rangle \langle \text{id}, 2 \rangle$

↓  
**Syntax Analysis**

2	a	
2	index	

↓  
**Semantic Analysis**



↓  
**Intermediate code generation**

$t_1 = 4 + 2$   
 $a[\text{index}] = t_1 + \text{index}$

↓  
**MIC independent code optimization**

$a[\text{index}] = 6 + \text{index}$


↓  
**code generation**

```

mov index, R0           // R0 = index
mov &a, R1              // R1 = starting address of array a
add R0, R1             // R1 = R0 + R1
mov #6, R2             // R2 = 6
add R1, R2             // R2 = R1 + R2 = R1 + 6
mov R2, &R1           // store R2 in &R1 i.e. &a's value
    
```




## → Environments and States:




- Environment is mapping from Names to Locations in the store
- State is mapping from Locations in store to their values

### Dynamic Mapping Exceptions:

- (i) Static Binding of Names to Locations - global variable declaration - location in store once for all.

Ex: `int i;` // global i  (global)


`void fun (...)` { `int i;` // local i  Data Segment

- (ii) Static Binding of Locations to values - declared constants

Ex: `#define ARRAYSIZE 1000` //static bind

### Static Scope and Block Structure:

① `main ()` {



Declaration	Scope
int a=1;	B1-B3
int b=1;	B1-B2
int b=2;	B2-B4
int a=3;	B3
int b=4;	B4

② main ()

```
{
  int w,x,y,z;
  int i=4; int j=5;
```

```
{
  int j=7; i=6;
  w=i+j;
  printf(w);
}
```

→ 6+7 = 13

x = i+j;

printf(x);

→ 6+5 = 11

```
{
  int i=8;
  y=i+j;
  printf(y);
}
```

→ 8+5 = 13

z = i+j;

printf(z);

→ 6+5 = 11

③ #define a (x+1)

int x=2;

void b() { x=a; printf("%d",a); }

void c() { int x=1; printf("%d",a); }

void main()

{ b(); c(); }

o/p

3

2

④

int w, x, y, z;

int i = 3;

int j = 4;

{ int i = 5;

  w = i + j;

$$5 + 4 = 9$$

} x = i + j;

$$3 + 4 = 7$$

{ int j = 6;

  i = 7;

} y = i + j;

$$7 + 6 = 13$$

z = i + j;

$$7 + 4 = 11$$

10. what is printed by the following C code.

a) #define a (x+1)

```
int x=2;
void b() { x=a; printf("%d\n", x); } → 3
void c() { int a=1; printf("%d\n", a); } → 2
void main() { b(); c(); }
```

b) #define a (x+1)

```
int x=2;
void b() { x=a; printf("%d\n", x); } → 3
void c() { printf("%d\n", a); } → 4 ∴ redeclaration for the same variable x
void main() { b(); c(); } x=3, a=3+1=4
```

c) #define a (x+1)

```
int x=2;
void b() { int a=1; printf("%d\n", a); } → 2
void c() { printf("%d\n", a); } → 3
void main() { b(); c(); }
```

d) #define a (x+1)

```
int x=2;
void b() { int x=a; printf("%d\n", a); } → 4 ∴ ( x=2+1=3
void c() { printf("%d\n", a); } → 4 again a=3+1=4)
void main() { b(); c(); }
```

## → Parameter Passing Mechanisms :

- (1) Actual parameters - parameters used in call of procedure
- (2) Formal parameters - parameters used in procedure definition

### ① Call by value

- The actual parameter is evaluated (if an expression) or copied (if a variable), the value is placed in the location belonging to corresponding formal parameter of called procedure.
- It has all computations involving formal parameter done by called procedure is local to that procedure.

### ② Call by reference

- The address of actual parameter is passed to the callee as the value of corresponding formal parameter.
- Uses of formal parameter in code of callee are implemented by following this pointer to location indicated by caller.
- changes to formal parameter  $\Rightarrow$  Appear as changes in actual parameter.
- If actual parameter is expression, it is evaluated before the call and its value stored in a location of its own.
- changes to formal parameter change value in this location, But - No effect on data of caller.

### ③ Call by name

- used in early prog - Algol 60.
- it requires callee execute as if actual parameter were substituted literally for formal parameter in the code of the callee as if formal parameter were macro standing for the actual parameter.

→ Examples :

① call by value

```
int add ( int a, int b)
{
    return (a+b);
}
```

```
main ()
{
    :
    c = add (10, 20)
    :
}
```

② call by reference

```
int add ( int *a, int *b)
{
    return (a+b);
}
```

```
main ()
{
    :
    int p = 10;
    int q = 20;
    c = add (&p, &q);
    :
}
```

③ call by Name - Aliasing

```
int add (int a, int b)
{
    return (a+b);
}
```

```
main ()
{
    int p = 10;
    int q = 20;
    c = add (&p, &q);
    :
}
```

• Aliasing :

- Interesting consequence of call by reference parameter passing where references to objects are passed by value.
- It is possible that two formal parameters refer to the same location - such variables are ALIAS to one another.
- Though they may be distinct formal parameters, they may be alias of one other.

Ex: Let  $a$  be array in procedure  $P$

```
P {
  // q(x,y) call
  q(a, a);
}
```

array names are references to location  $\Rightarrow$  Alias  
 $x[i] = y[i]$

## Questions

## Chapter-1 Introduction


1. Define Compilers?
2. Differentiate b/w Compilers & Interpreter?
3. Explain The long processor system?
4. Describe the analysis-synthesis model of the compiler or Explain in detail the various phases of compiler with an example?
5. Explain in detail the various phases of compilation for the ip string
  - a.  $P = i + 91 * 60$
  - b.  $x = a * b + a * b$
  - c.  $a = (b + c) * (b + c) * 2$
  - d.  $a[\text{index}] = 4 + 2 + \text{index}$
6. why is it necessary to group phases of compiler?
7. what is the purpose of compiler const<sup>n</sup> tool. Describe the different compiler construction tool we used?
8. Analyse the slow productivity tool and explain
9. Explain the different parameter passing technique with an example?



## Chapter-3 - Lexical Analysis

→ Lexical Analysis :

Interaction between Lexer and Parser :



→ Task of Lexer :

- ① Identification of lexemes
- ② Stripping out comments
- ③ Removing whitespace (blank, \n, \t)
- ④ correlating error messages generated by compiler
- ⑤ Keep track of line numbers to show error
- ⑥ If source program uses Macro-preprocessor, The expansion of macros is also done by scanner.

→ Lexer - cascade of 2 processes :

- ① Scanning consists of simple processes that do not require tokenization of input, such as deletion of comments & compaction of consecutive whitespace characters into one.
- ② Lexical analysis proper in more complex portion, where scanner produces sequence of tokens as output.

Lexer versus Parser : Separate phases because :

- ① Simplicity of design - Important consideration <sup>compiler</sup>
- ② compiler efficiency improved - use specialized technique for lexical analysis (Input Buffering)
- ③ compiler portability is enhanced.

→ Tokens, Patterns, Lexemes:

- ① Token: A pair consisting of a token name and an optional attribute value.
- Token name - Abstract symbol representing a kind of lexical unit
- Ex: keyword, identifier, ...

The token names are the input symbols that parser processes.

- ② Pattern: Description of the form that lexemes of token may take (description in metalanguage).

Ex: token name: identifier

pattern:  $[-a-zA-Z]^+ [a-zA-Z0-9]^*$

- ③ Lexeme: Sequence of characters in source program that matches the pattern of a token and is identified by the lexer as an instance of that token.

Ex: token name: keyword

pattern:  $[i][f]$

lexeme: `if`

Token	Informal Description	Sample Lexemes
<code>if</code>	characters <code>i, f</code>	<code>if</code>
<code>else</code>	characters <code>e, l, s, e</code>	<code>else</code>
comparison	<code>&lt;, &gt;, &lt;=, &gt;=, ==, !=</code>	<code>&lt;=, &lt;&gt;</code>
<code>id</code>	letter followed by letters and digits	<code>pi, score</code>
number	numeric constants	<code>3.14, 0, 6.9e8</code>
literal	enclosed within " "	<code>"core dumped"</code>

→ Lexical Errors : Recovery options

- ① Panic mode recovery - delete successive characters from remaining input until lexer finds well known token at beginning of input left out.
- ② Delete one character from remaining input
- ③ Insert one missing character into remaining input
- ④ Replace a character by the other
- ⑤ Transpose two adjacent characters.

Examples :

$f_i(a < b) \Rightarrow if(a < b)$   
 $int\ a,\ ; \Rightarrow int\ a;\ or\ int\ a,\ b;\$

→ Input Buffering : To speed up reading of src prog.


① Single buffer / 1-Buffer Technique

We use only one single buffer to store processed character from large no. of characters from source prog.

Main overhead is that if,

$\boxed{\text{lexeme size} > \text{buffer size}}$   
 we lose the lexeme


World  
 5 Bytes



• It reloads data, removes old data.

② 2-Buffer Technique ← without sentinel  
with sentinel

We use two buffers that are alternately reloaded, Each buffer of same size  $N$ ,  $N = \text{size of a disk block. (4096 Byte)}$   
 • Using read system call,  $N$  characters are read.



→ special char eof marks end of src file and this char is different from any other char of src prog.

→ Two pointers maintained :


- ① Lexeme Begin - marks beginning of current lexeme whose extent we are attempting to determine.
- ② Forward - scans ahead until a pattern match is found. When forward reaches end of next lexeme, \*\* we retract one position back and return token.

• We need 2 checks in 2 Buffer without sentinels :

- 1) Advancing forward requires whether we reached the end of one of the buffer, if Yes Reload other buffer and make forward point to newly loaded buffer beginning.
- 2) Before returning token check whether valid or not.

→ Sentinels : (2 Buffer technique with sentinels)

Using sentinel character at the end which is a special char that is not part of src prog (usually eof)



Here check if reached end of Buffer or not.

Look Ahead is atmost 1 char, make previous char as returned valid token.

→ Look Ahead code with sentinel :

```
switch ( * forward ++ )
```

```
{
```

```
case eof : if ( forward is at end of Buffer 1 ) {  
            reload Buffer 2 ;
```

```
            forward = Beginning of Buffer 2 ; }
```

```
else if ( forward is at end of Buffer 2 ) {  
            reload Buffer 1 ;
```

```
            forward = Beginning of Buffer 1 ; }
```

else /\* eof with in a Buffer marks end of input \*/  
terminate lexical analysis

break;

cases for other char

}



- ① Alphabet - finite set of symbols Ex:  $\Sigma = \{0, 1\}$   
String - finite sequence of symbols from  $\Sigma$  Ex: 0101  
Language - countable set of strings over  $\Sigma$ .
- ② Prefix of string - string obtained by removing zero or more symbols from end of string.  
Ex: ban, banana,  $\epsilon$  are prefixes of banana.
- ③ Suffix of string - string obtained by removing zero or more symbols from beginning of string.  
Ex: nana, banana,  $\epsilon$  are suffixes of banana.
- ④ Substring - string obtained by deleting any prefix and any suffix from string.  
Ex: banana, nan,  $\epsilon$  are substrings of banana.
- ⑤ Proper prefix - prefixes, which is not  $\epsilon$  or equal to string  
Ex: ban, banan
- ⑥ Proper suffix - suffix which is not  $\epsilon$  or equal to string itself  
Ex: anana, na
- ⑦ Proper substring - substring from string which is not  $\epsilon$  or the string itself  
Ex: anan, banan, anana

Subsequence - string formed by deleting zero or more not necessarily consecutive positions of string.

Ex: baan, anaa -- for banana

→ operations on Languages:

operation	definition & notation
Union of $L$ & $M$	$L \cup M = \{ s \mid s \text{ is in } L \text{ or } s \text{ is in } M \}$
concatenation of $L$ & $M$	$LM = \{ st \mid s \text{ is in } L \text{ and } t \text{ is in } M \}$
Kleene closure of $L$	$L^* = \bigcup_{i=0}^{\infty} L^i$
Positive closure of $L$	$L^+ = \bigcup_{i=1}^{\infty} L^i$

→ Regular Definition:

For some alphabet set  $\Sigma$ , sequence of regular definition:

$$d_1 \rightarrow r_1$$

$$d_2 \rightarrow r_2$$

⋮

$$d_n \rightarrow r_n$$

where

- 1) each  $d_i$  is new symbol (not in  $\Sigma$  & other  $d_i$ )
- 2)  $r_i$  is regular expression over  $\Sigma \cup \{ d_1, d_2, \dots, d_{i-1} \}$

Ex ① Identifiers:

$$\text{letter} \rightarrow A|B|\dots|Z|a|b|\dots|z|_-$$

$$\text{digit} \rightarrow 0|1|\dots|9|_-$$

$$\text{id} \rightarrow \text{letter} (\text{letter} | \text{digit})^*$$

Ex ② Unsigned numbers:

$$\text{digit} \rightarrow 0|1|\dots|9|_-$$

$$\text{digits} \rightarrow \text{digit} \text{ digit}^*$$

$$\text{optional fraction} \rightarrow \cdot \text{digits} | \epsilon$$

$$\text{optional exponent} \rightarrow (E(+|-|\epsilon) \text{ digits}) | \epsilon$$

$$\text{number} \rightarrow \text{digits} \text{ optional fraction} \text{ optional exponent}$$

# Algebraic Laws for Regular Expressions

LAW	DESCRIPTION
1. $r s = s r$	is commutative
2. $r (s t) = (r s) t$	is associative
3. $r(st) = (rs)t$	Concatenation is associative
4. $r(s t) = rs rt$ ; $(s t)r = sr tr$	Concatenation distributes over
5. $\epsilon r = r\epsilon = r$	$\epsilon$ is the identity for concatenation
6. $r^* = (r \epsilon)^*$	$\epsilon$ is guaranteed in a closure
7. $r^*r^* = r^*$	$*$ is idempotent

→ Recognition of Tokens:

stm → if expr then stmt | if expr then stmt else stmt | ε

expr → term relop term | term

term → id | number

while,

number →  $[0-9]^+ ([.[0-9]^+])? (E[+-]?[0-9]^+)?$

id →  $[-a-zA-Z][ -a-zA-Z0-9]^+$

if → if

then → then


else → else

relop →  $< | > | <= | >= | = | <>$

while space : ws → (blank | tab | newline)<sup>+</sup>

→ Transition diagram:

- ① For relational operator, regular definition is  
 relop →  $< | > | <= | >= | = | <>$





code:

```
state = 0;
```

```
TOKEN gethelop ()
```

```
{  
  token retToken = new (helop);
```

```
  while (1)
```

```
  {
```

```
    switch (state)
```

```
    {
```

```
      case 0: c = newchar (); or c = getch ();
```

```
      if (c == '<') state = 1;
```

```
      else if (c == '>') state = 5;
```

```
      else if (c == '=') state = 8;
```

```
      else fail (); break;
```

```
      case 1: c = getch ();
```

```
      if (c == '=') state = 2;
```

```
      else if (c == '>') state = 3;
```

```
      else if (c == '...') state = 4; // other
```

```
      else fail (); break;
```

```
      case 2: retract ();
```

```
      return (retToken.attribute = LE);
```

```
      break ();
```

```
      case 3: retract ();
```

```
      return (retToken.attribute = NE);
```

```
      break ();
```

```
      case 4: retract ();
```

```
      return (retToken.attribute = LT);
```

```
      break ();
```

```
      case 5: c = getch ();
```

```
      if (c == '=') state = 6;
```

```
      else if (c == '...') state = 7; // other
```

```
      else fail (); break ();
```

```

case 6: retract ();
        return (retToken.attribute = GE);
        break;

```

```

case 7: retract ();
        return (retToken.attribute = GT);
        break;

```

```

case 8: retract ();
        return (retToken.attribute = EA);
        break;

```

```

    }
  }
}


```

② for identifier

letter → [a-zA-Z-]

digit → [0-9]

id → letter (letter|digit)\*



```

state = 0;

```

```

for (;;)

```

```

{
  switch (state)

```

```

  {
    case 0: ch = getch ();
            if (isalpha (ch)) state = 1;
            else fail (); break;

```

```

    case 1: ch = getch ();
            if (isalnum (ch)) state = 1;
            else state = 2;
            break;

```

```

    case 2: retract ();
            InstallID ();
            return (retToken);
            break;

```


```

  }
}

```


③ unsigned number

digit  $\rightarrow [0-9]$



④ Keywords

Ex: keyword  $\rightarrow$  IF | THEN | ELSE



⑤ Delimiter / whitespace

delim  $\rightarrow$  space | tab | newline



## chapter-2 Lexical Analysis

### Questions

1. Explain Lexical Analysis in detail with block diagram
2. Explain the reason for separating analysis phase of compiler for lexical Analysis and syntax Analysis
3. What do you mean by lexical errors?  
How do we recover them
4. Define the terms token, pattern, lexeme with an example.
5. Why 2-buffer technique is used in LA? write an algorithm for lookahead code with sentinel.
6. Give the formal definitions for operations on languages with notations
7. List the algebraic laws for Regular Expression.
8. Define the term prefix, suffix, substring, proper prefix, proper suffix, proper substring, subsequence with an example.
9. write regular definition for identifiers, unsigned numbers, keywords, relational operators and whitespace
10. Draw the transition diagram for relop, identifiers, unsigned number, keywords and white spaces.


# UNIT-2 Syntax Analysis - I

## Topics


- 1) Introductions
- 2) Context-free Grammars
- 3) Writing a Grammar
- 4) Top down parsing
- 5) Bottom up parsing

## 1) Introduction :

### 2) The Role of the parser / Block diagram for Syntax Analysis.



## The General types of parser for grammars



### Syntax - Error Handling

#### Common programming Errors

##### i) Lexical Errors:

These include misspellings of identifiers, keywords or operators

eg: Use of an identifier ellipseize instead of ellipseize

##### ii) Syntactic Errors:

These errors include misplaced Semicolon/Entora or missing braces;

### iii) Semantic Errors

These include type mismatches b/w operators and operands.  
An example: return statement in a Java method with result type Void

### iv) Logical Errors:

Can be Anything from incorrect reasoning on the part of the programmer  
eg: Using '=' instead of '==' in C programming

### Error Recovery Techniques:

- i) panic Mode Recovery
- ii) phrase level Recovery
- iii) Error productions
- iv) Global corrections

#### i) panic Mode Recovery:

→ In the panic mode recovery, keep deleting one character at a time until we find synchronization tokens ( ; ) and ( )

\* Synchronization tokens → Semicolon ( ; )  
→ Epilog ( )

eg: int a, ; // Error

#### ii) phrase level Recovery:

→ It includes Insert, delete, update

→ On discovering an error, a parser may perform local correction on the remaining i/p; that is, it may replace a prefix of the remaining i/p by some string that allows the parser to continue

→ It includes → Replacing a Comma, by a Semicolon  
→ delete an extra Semicolon  
→ Inserting a Missing Semicolon

eg: int a, ;

Replace , by ; and delete extra ;

iii) Error productions:

→ By anticipating common errors that might be encountered, we can augment the grammar for the language at hand with productions that generate Incorrect constructs  
→ A parser constructed from a grammar augmented by these error productions detects the anticipated errors when an error production is used during parsing

iv) Global Corrections:

→ Ideally, we would like a compiler to make as few changes as possible in processing an incorrect input string. There are algorithms for choosing a minimal sequence of changes to obtain a globally least cost correction.

→ Given an incorrect input-string  $x$  and Grammar  $G$ , these algorithms will find a parse tree for a related string  $y$ , such that the number of insertions, deletions, and changes of tokens required to transform  $x$  into  $y$  is as small as possible.

drawback of Global Corrections:

→ These generally too costly to implement in terms of time and space, so these are currently only a theoretical interest.



## CONTEXT FREE GRAMMARS

defn: Context free grammar is a 4-tuple defined as

$(V, T, P, S)$ , where

V: Set of Variable

T: set of Terminals

P: set of production

S is the start symbols

Difference b/w CFG and RE

CFG	RE
1. It is the part of the Syntax Analysis	1. It is the part of the lexical Analysis
2. Useful for describing nested grammatical structure such as balanced parenthesis and so, on.	2. Useful for describing the structure of construct/lexical construct such as identifiers, keywords etc
3. CFG's are combined using pushdown automata	3. Regular Expressions are combined using finite Automata
4. CFG can keep track of no. of symbols seen so far	4. RE cannot keep track of no. of symbols seen so far
5. Every CFG need not be RE	5. Every RE is a CFG
6. CFG are more powerful	6. RE are less powerful as compared to CFG
7. Eg: letter $\rightarrow [A-Z a-z]$ digit $\rightarrow [0-9]$ id $\rightarrow \text{letter}(\text{letter}/\text{digit})$	7. Eg: $[a-zA-Z0-9][0-9]^*$

- Q) For the following CFG
- Give the LMD for the string
  - Give the RMD for the string
  - Give the parse tree for the string
  - Is the grammar ambiguous/Unambiguous? Justify

1.  $S \rightarrow ss+ / ss* / a \Rightarrow aa+aa*$

2.  $S \rightarrow osi / oi \Rightarrow ooolll$

3.  $S \rightarrow +ss / *ss / a \Rightarrow +*aaa$

4.  $S \rightarrow S(S)S / \epsilon \Rightarrow (( ) ( ) )$

5.  $S \rightarrow S+S / SS / (S) / S* / a \Rightarrow (a+a)*a$

6.  $S \rightarrow (L) / a \quad L \rightarrow L, S / S \Rightarrow (a, a)$

7.  $S \rightarrow asbs / bsas / \epsilon \Rightarrow aabbab$

8.  $bexpr_1 \rightarrow bexpr_1 \text{ or } bterm / bterm$   
 $bterm \rightarrow bterm \text{ and } bfactor / bfactor$   
 $bfactor \rightarrow \text{not } bfactor / (bexpr_1) / \text{true} / \text{false}$   
 $\Rightarrow \text{not } (\text{true} / \text{false})$

9.  $E \rightarrow E+E / E * E / -E / (E) / id \Rightarrow id+id+id$

10.  $S \rightarrow iEts / iEtses / a \Rightarrow \text{If } E_1 \text{ Then If } E_2 \text{ Then } S_1 \text{ else } S_2$

11.  $R \rightarrow R'R / RR / R* / (R) / a / b / c \Rightarrow alb*ac$

$$1) \quad s \rightarrow ss+|ss^*|a \Rightarrow aa+a^*$$

$$s \xrightarrow{lm} ss^*$$

$$\Rightarrow ss+s^*$$

$$\Rightarrow as+s^*$$

$$\Rightarrow aa+s^*$$

$$\Rightarrow aa+a^*$$

$$s \xrightarrow{rm} ss^*$$


$$\Rightarrow sa^*$$

$$\Rightarrow ss+a^*$$

$$\Rightarrow sa+a^*$$

$$\Rightarrow aa+a^*$$

parse tree:



The Grammar is Unambiguous because it has only one LMD and one RMD

$$2) \quad s \rightarrow os|o1 \Rightarrow 000111$$

$$s \xrightarrow{lm} os1$$

$$\Rightarrow 00s11$$


$$\Rightarrow 00s111$$

$$s \xrightarrow{rm} os1$$

$$\Rightarrow 00s11$$

$$\Rightarrow 000111$$

parse tree:



The Grammar is Unambiguous because it has only one LMD and only one RMD

3)

$$3) s \rightarrow +ss | *ss | a \Rightarrow +*aaa$$

$$s \xrightarrow{lm} +ss$$

$$\xrightarrow{lm} +*sss$$

$$\Rightarrow +*ass$$

$$\Rightarrow +*aas$$

$$\Rightarrow +*aaa$$



$$s \xrightarrow{rim} +ss$$

$$\xrightarrow{lm} +*sss$$

$$\Rightarrow +*ssa$$

$$\Rightarrow +*saa$$

$$\Rightarrow +*aaa$$



The Grammar is Unambiguous because it has only one LMD and one RMD

$$4) s \rightarrow s(s)s | \epsilon \Rightarrow ((() ))$$

$$s \xrightarrow{lm} s(s)s$$

$$\Rightarrow (s)s$$

$$\Rightarrow (s(s)s)s$$

$$\Rightarrow ((s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

(i)

$$s \xrightarrow{rim} s(s)s$$

$$\xrightarrow{lm} (s)s$$

$$\xrightarrow{lm} (s(s)s)s$$

$$\xrightarrow{lm} (s(s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

$$\Rightarrow ((s)s(s)s)s$$

(ii)

RMD:

$$S \xrightarrow{RM} S(S)S$$

$$\Rightarrow S(S)$$

$$\Rightarrow S(S(S)S)$$

$$\Rightarrow S(S(S)S(S))$$

$$\Rightarrow S(S(S)S())$$

$$\Rightarrow S(S(S)())$$

$$\Rightarrow S(S())()$$

$$\Rightarrow S(())()$$

$$\Rightarrow (())()$$

(i)

$$S \xrightarrow{RM} S(S)S$$

$$\Rightarrow S(S)$$

$$\Rightarrow S(S(S)S)$$

$$\Rightarrow S(S(S))$$

$$\Rightarrow S(S())$$

$$\Rightarrow S(S(S)S())$$

$$\Rightarrow S(S(S)())$$



$$\Rightarrow S(S())()$$

$$\Rightarrow S(())()$$

$$\Rightarrow (())()$$

(ii)

parse tree for LMD (i) and (ii)



The Grammar is ambiguous  
 Since it has a LMD and a RMD

5)  $s \rightarrow s+s | ss | (s) | s * | a \Rightarrow (ata) * a$

$s \xrightarrow{lm} ss$	$s \xrightarrow{rm} ss$
$\Rightarrow s * s$	$\Rightarrow s * s$
$\Rightarrow (s) * s$	$\Rightarrow s * a$
$\Rightarrow (s+s) * s$	$\Rightarrow (s) * a$
$\Rightarrow (a+s) * s$	$\Rightarrow (s+s) * a$
$\Rightarrow (a+a) * s$	$\Rightarrow (s+a) * a$
$\Rightarrow (ata) * a$	$\Rightarrow (ata) * a$



The Grammar is Unambiguous because it has only one RMD and LMD

6)  $s \rightarrow (L) | a$   
 $L \rightarrow L, s | S \Rightarrow (a, a)$

$s \xrightarrow{lm} (L)$	$s \xrightarrow{rm} (L)$
$\Rightarrow (L, s)$	$\Rightarrow (L, s)$
$\Rightarrow (s, s)$	$\Rightarrow (L, a)$
$\Rightarrow (a, s)$	$\Rightarrow (s, a)$
$\Rightarrow (a, a)$	$\Rightarrow (a, a)$



The Grammar is Unambiguous because it has only one LMD and RMD

5)  $s \rightarrow s+s | ss | (s) | s * | a \Rightarrow (a+a) * a$

$s \xrightarrow{lm} ss$

$\Rightarrow s * s$

$\Rightarrow (s) * s$

$\Rightarrow (s+s) * s$

$\Rightarrow (a+s) * s$

$\Rightarrow (a+a) * s$

$\Rightarrow (a+a) * a$

$s \xrightarrow{rm} ss$

$\Rightarrow s * s$

$\Rightarrow s * a$

$\Rightarrow (s) * a$

$\Rightarrow (s+s) * a$

$\Rightarrow (s+a) * a$

$\Rightarrow (a+a) * a$



The Grammar is Unambiguous because it has only one RMD and LMD

6)  $s \rightarrow (L) | a$

$L \rightarrow L, s | S \Rightarrow (a, a)$

$s \xrightarrow{lm} (L)$

$\Rightarrow (L, s)$

$\Rightarrow (s, s)$

$\Rightarrow (a, s)$

$\Rightarrow (a, a)$

$s \xrightarrow{rm} (L)$

$\Rightarrow (L, s)$

$\Rightarrow (L, a)$

$\Rightarrow (s, a)$

$\Rightarrow (a, a)$



The Grammar is Unambiguous because it has only one LMD and RMD

7)  $S \rightarrow asbs | bsas | \epsilon \Rightarrow aabbab$



LMD:

$S \xrightarrow{lm} asbs$	$S \xrightarrow{lm} asbs$
$\Rightarrow aasbsbs$	$\Rightarrow aasbsbs$
$\Rightarrow aabsbs$	$\Rightarrow aabsbs$
$\Rightarrow aabbbsbs$	$\Rightarrow aabbbsbs$
$\Rightarrow aabbasbs$	$\Rightarrow aabbasbs$
$\Rightarrow aabbabs$	$\Rightarrow aabbabs$
$\Rightarrow aabbab$	$\Rightarrow aabbab$

RMD:

$S \xrightarrow{rm} asbs$	$S \xrightarrow{rm} asbs$
$S \Rightarrow asb$	$\xrightarrow{rm} asbasbs$
$\Rightarrow aasbsb$	$\xrightarrow{rm} asbasb$
$\Rightarrow aasbbsasb$	$\Rightarrow asbab$
$\Rightarrow aasbbsab$	$\Rightarrow aasbsbab$
$\Rightarrow aasbbab$	$\Rightarrow aasbbab$
$\Rightarrow aabbab$	$\Rightarrow aabbab$

parse tree:



The grammar is ambiguous  
 Since it has 2 LMD and 2 RMD




$\&$  bexpr  $\rightarrow$  bexpr or bterm / bterm  
 bterm  $\rightarrow$  bterm and bfactor / bfactor  
 bfactor  $\rightarrow$  not bfactor / (bexpr) true / false  
 not (true or false)

LMD:

bexpr  $\xrightarrow{lm}$  bterm  
 $\Rightarrow$  bfactor  
 $\Rightarrow$  not bfactor  
 $\Rightarrow$  not (bexpr)  
 $\Rightarrow$  not (bexpr or bterm)  
 $\Rightarrow$  not (bterm or bterm)  
 $\Rightarrow$  not (bfactor or bterm)  
 $\Rightarrow$  not (true or bterm)  
 $\Rightarrow$  not (true or bfactor)  
 $\Rightarrow$  not (true or false)

RMD:

bexpr  $\xrightarrow{rm}$  bterm  $\&$   
 $\Rightarrow$  bfactor  
 $\Rightarrow$  not bfactor  
 $\Rightarrow$  not (bexpr)  
 $\Rightarrow$  not (bexpr or bterm)  
 $\Rightarrow$  not (bexpr or bfactor)  
 $\Rightarrow$  not (bexpr or false)  
 $\Rightarrow$  not (bterm or false)  
 $\Rightarrow$  not (bfactor or false)  
 $\Rightarrow$  not (true or false)



$$\Rightarrow E \rightarrow E + E \mid E * E \mid \_ E \mid (E) \mid id$$

$$\Rightarrow id + id * id$$

LMD

$$E \xrightarrow{LMD} E + E (E \rightarrow E + E)$$

$$\Rightarrow E + E * E$$

$$\Rightarrow id + E * E$$

$$\Rightarrow id + id * E$$

$$\Rightarrow id + id * id$$

$$E \xrightarrow{LMD} E * E$$

$$\Rightarrow E + E * E$$

$$\Rightarrow id + E * E$$

$$\Rightarrow id + id * E$$

$$\Rightarrow id + id * id$$

RMD

$$E \xrightarrow{RMD} E + E$$

$$\Rightarrow E + E * E$$

$$\Rightarrow E + E * id$$

$$\Rightarrow E + id + id$$

$$\Rightarrow id + id * id$$



$$E \xrightarrow{RMD} E * E$$

$$\Rightarrow E * id$$

$$\Rightarrow E + E * id$$

$$\Rightarrow E + id * id$$

$$\Rightarrow id + id * id$$





The Grammar is Ambiguous

Since we got more than 1 LMD and more than 1 RMD for this Grammar

$$10. S \rightarrow iEts / iEtses / a \quad E \rightarrow b$$

$\Rightarrow$  IF  $E_1$  THEN IF  $E_2$  THEN  $S_1$  ELSE  $S_2$



The given grammar is ambiguous  $\because$  it has two different parse trees

1)  $R \rightarrow R|R|RR|R*|(R)|a|b|c \Rightarrow a|b*c$

LMD 1

$$\begin{aligned}
 R &\rightarrow R|R \\
 &\xrightarrow{LMD} a|R \\
 &\xrightarrow{LMD} a|RR \\
 &\xrightarrow{LMD} a|R*R \\
 &\xrightarrow{LMD} a|b*R \\
 &\Rightarrow a|b*c
 \end{aligned}$$

LMD 2

$$\begin{aligned}
 R &\rightarrow RR \\
 &\xrightarrow{LMD} R|RR \\
 &\Rightarrow a|RR \\
 &\Rightarrow a|R*R \\
 &\Rightarrow a|b*R \\
 &\Rightarrow a|b*c
 \end{aligned}$$

The given grammar is ambiguous  $\because$  it has LMDs.

## Eliminating ambiguity

Can be done in 2 methods

- i) Dis-ambiguity rule
- ii) Using precedence & associativity of operators

### i) Dis-ambiguity Rule

→ Some grammars corresponding the statements are ambiguous, This is due to dangling-else.

The dangling else problem can be eliminated and thus ambiguity of the grammar can also be eliminated

Q) what is dangling else problem??

→ Consider the following grammar


$S \rightarrow i c t s \mid i c t s e s \mid a$       ip string:  $i b t i b t a e a$

$C \rightarrow b$


where

- $i \rightarrow$  stands for keyword 'if'
- $C \rightarrow$  stands for 'Condition' to be satisfied, and  $C$  is non-terminal
- $t \rightarrow$  stands for keyword 'then'
- $s \rightarrow$  stands for 'Statement' for non-terminal
- $e \rightarrow$  stands for keyword 'else'
- $a \rightarrow$  stands for other statement
- $b \rightarrow$  stands for other statement

Since the above grammar is ambiguous, we get two different parse trees for the string  $i b t i b t a e a$



(i)



(ii)

Since there are 2 parse trees for the same string  
ibtibtaea the given grammar is ambiguous.

observe the following points

→ The first parse tree associates else with 2nd statement

→ The second parse tree associates else with first if stmt

The ambiguity whether to associate else with first if statement / second if-statement is called dangling else problem.

Eg) 8) Eliminate ambiguity from the following ambiguous grammar:

$S \rightarrow iCtS / iCtSeS / a$

$C \rightarrow b$

→ In all programming languages when if-statements are nested, the first parse tree is preferred. So, the general rule is "Match each else with closest unmatched then". This rule can be directly incorporated into grammar and ambiguity can be eliminated as shown below:

step 1) The matched stmt M is an if-else statement where the statement S before else and after else keyword is matched. This can be expressed as:

$M \rightarrow iCtMeM$

step 2) An Unmatched statement U is the one consisting of:

a) Simple if-statement where the statement S is matched statement / Unmatched statement. ∴ The equivalent production is  $\Rightarrow U \rightarrow iCtS$

b) If-else statement where the statement before else is matched and statement after else is Unmatched.

∴ The equivalent production is:  $U \rightarrow iCtMeU$



Since there are three levels of precedence, we associate three non-terminals: E, T and P. Also an extra non-terminal F, generating basic units in an arithmetic expression

Step 2: The basic units in expression are id (identifiers) and parenthesized expressions. The production corresponding to this can be written as:

$$F \rightarrow (E) | id$$

Step 3: The next highest priority operator is  $\wedge$  and  $|$  is right associative. So, the production must start from the non-terminal P and it should have right recursion as shown below:

$$P \rightarrow F \wedge P | F$$

Step 4: The next highest priority operators are \* and / and they are left associative. So, the production must start from the non-terminal T and it should have left recursion as shown below:

$$T \rightarrow T * P | T / P | P$$

Step 5: The next highest priority operators are + and - and they are left associative. So, the production must start from the non-terminal E and it should have left recursion as shown below:

$$E \rightarrow E + T | E - T | T$$

Step 6: The final grammar which is an unambiguous grammar can be written as shown below:

$$E \rightarrow E + T | E - T | T$$

$$T \rightarrow T * P | T / P | P$$

$$P \rightarrow F \wedge P | F$$

$$F \rightarrow (E) | id$$

8) Convert the following <sup>Ambiguous</sup> grammar into Unambiguous grammar by considering \* and - operators lowest

$$E \rightarrow E + E$$

$$E \rightarrow E - E$$

$$E \rightarrow E \wedge E$$

$$E \rightarrow E * E$$

$$E \rightarrow E / E$$

$$E \rightarrow (E) / id$$

priority and they are left associative, / and + operators have the highest priority and are right associative and  $\wedge$  operator have the highest priority

and are right associativity and  $\wedge$  operator has precedence in between and it is left associativity.

→ The grammar can be converted into unambiguous grammar using the precedence of operators as well as associativity operators as shown below:

Step 1: Arrange the operators in increasing order of the precedence along with associativity as shown below:

precedence	operators	Associativity	non-terminal used
(lowest)	*, -	LEFT	E
	$\wedge$	LEFT	P
(highest)	/, +	RIGHT	T

Since there are three levels of precedence we associate three non-terminals: E, P and T. Also use an extra non-terminal F generating basic units in an arithmetic expression

Step 2: The basic units in expression are id (identifier) and parenthesized expressions. The production corresponding to this can be written as:

$$F \rightarrow (E) / id$$



Step 3: The next highest priority operators are + and /  
They are right associative, so, the production  
must start from the non-terminal T and it should  
be right recursive in RHS of the production as  
shown below:

$$T \rightarrow F + T \mid F / T \mid F$$

Step 4: The next highest priority operator is ^ and it  
is left associative. So, the production must start  
from the non-terminal P and it should be left  
recursive in RHS of the production as shown  
below:

$$P \rightarrow P \wedge T \mid T$$

Step 5: The next highest priority operators are \*  
and - and they are left associative. So, the  
production must start from the non-terminal  
E and it should be left recursive in RHS of  
the production as shown below:

$$E \rightarrow E * P \mid E - P \mid P$$

Step 6: The next highest priority operators are \*  
and - and they

Step 6: The final grammar which is unambiguous can  
be written as shown below:

$$E \rightarrow E + P \mid E - P \mid P$$

$$P \rightarrow P \wedge T \mid T$$

$$T \rightarrow F + T \mid F / T \mid F$$

$$F \rightarrow (E) \mid id$$

Q) Define Ambiguity ? Show that the following grammar is ambiguous

$R \rightarrow R' | R | RR | R* | (R) | a|b|c$  for input string  $a|b*c$

Give an unambiguous grammar for the above grammar such that precedence order from lowest to highest are Concatenation, \*, |, ( ), identifier and all are left to right associativity

Ans: The grammar is said to be ambiguous if it has more than one LMD / more than one RMD

If there are two different parse trees for the input string by applying LMD / by applying RMD

→ i/p string:  $a|b*c$

LMD 1

RMD 2

$R \rightarrow R' | R$

$R \rightarrow RR$

$\xrightarrow{LMD} a' | R$

$\xrightarrow{RMD} R' | RR$

$\Rightarrow a' | RR$

$\xrightarrow{LMD} a' | RR$

$\Rightarrow a' | R * R$

$\xrightarrow{RMD} a' | R * R$


$\Rightarrow a' | b * R$

$\Rightarrow a|b * R$

$\Rightarrow a' | b * c$

$\Rightarrow a|b * c$

parse tree:



It has two LMD'S ∴ the given grammar is Unambiguous

→ Unambiguous grammar

1. Arrange the operators in the ascending order with the precedence and associativity

operators	Associativity	non-terminal used
.	LEFT	R
*	LEFT	S
	LEFT	T

2. The basic units in expression are (R) and a, b, c. we use additional non-terminal U for generating those  $U \rightarrow (R) | a | b | c$

3. The next highest priority operator | and it is left associative. So the production must start from the non-terminal T and it must be left recursive is RHS of the production

$$T \rightarrow T | U | U$$

4. The next highest priority operator is \* and is left associative. So the production must start from non-terminal S and it is a binary operator

$$S \rightarrow T * T$$

5. The next highest priority operator is Concatenation and is left associative. So the production must start from the non-terminal R and it should have left recursion as

$$R \rightarrow R S | S$$

Step 6: The final grammar which is unambiguous can be written as


$$R \rightarrow RS | S$$

$$S \rightarrow T * | T$$

$$T \rightarrow T' | U | U$$

$$U \rightarrow (R) | a | b | c$$

The parse tree for the string  $a|b|c$  is



Left Recursion : must the production of grammar no depend!

defn:

If Non-terminal Symbol and the 1st symbol of the production are same, then It is left recursion.

General form:  $A \rightarrow A\alpha_1 / A\alpha_2 / A\alpha_3 / \beta$

$$\begin{array}{c} \Downarrow \\ A \rightarrow \beta A' \\ A' \rightarrow \alpha_1 A' / \alpha_2 A' / \epsilon \end{array}$$

Algorithm for left Recursion Elimination

Algorithm Left-Recursion

inp: Grammar  $G_1$  with no cycles or  $\epsilon$ -production

o/p: An equivalent grammar with no left recursion

Method: Apply the algorithm to  $G_1$ . Note that the resulting non-left-recursive grammar may have  $\epsilon$ -productions.

1. Arrange the non-terminals in some order  $A_1, A_2, \dots, A_n$
2. For (each  $i$  from 1 to  $n$ ) {
3.   for (each  $j$  from 1 to  $i-1$ ) {
4.     replace each production of the form  $A_i \rightarrow A_j R$  by the productions  $A_i \rightarrow \delta_1 R / \delta_2 R / \dots / \delta_k R$  where  $A_j \rightarrow \delta_1 / \delta_2 / \dots / \delta_k$  are all current  $A_j$ -productions

5 }  
6. Eliminate the immediate left recursion among the  $A_i$ -production

7 }  
8 }

# Example on Removing/Eliminating left Recursion

1.  $E \rightarrow \underbrace{E+T}_A / \underbrace{T}_\alpha$

$\Downarrow$   
 $E \rightarrow TE'$   
 $E' \rightarrow +TE' / \epsilon$   $\rightarrow$  Epsilon

(here  $E \rightarrow E+T / T$   
 (both are same)  
 $\therefore$  The grammar contains  
 left recursion

2.  $T \rightarrow \underbrace{T * F}_A / \underbrace{F}_\alpha$

$\Downarrow$   
 $T \rightarrow FT'$   
 $T' \rightarrow *FT' / \epsilon$

$A \rightarrow \alpha A'$   
 $A' \rightarrow \alpha A' / \epsilon$

3.  $S \rightarrow \underbrace{S(S)}_A / \underbrace{S}_\alpha / \underbrace{\epsilon}_\beta$

$\Downarrow$   
 $S \rightarrow S'$   
 $S' \rightarrow (S)SS' / \epsilon$

4.  $S \rightarrow SS+ / SS* / a$

$\Downarrow$   
 $S \rightarrow as'$   
 $S' \rightarrow S+S' / S*S' / \epsilon$

5.  $E \rightarrow E+T / T$   
 $T \rightarrow T * F / F$   
 $F \rightarrow (E) / id$

$\Downarrow$   
 $E \rightarrow TE'$   
 $E' \rightarrow +TE' / \epsilon$   
 $T \rightarrow FT'$   
 $T' \rightarrow *FT' / \epsilon$   
 $F \rightarrow (E) / id$

## Left factoring

General form:  $A \rightarrow \alpha\beta_1 / \alpha\beta_2 / \alpha\beta_3 \dots / \alpha\beta_n / \gamma$

$\Downarrow$   
 $A \rightarrow \alpha A' / \gamma$

$A' \rightarrow \beta_1 / \beta_2 \dots / \beta_n$

## Algorithm for left factoring

Algorithm left-factoring

inp: Grammar  $G$

olp: An equivalent left-factored grammar

method: For each nonterminal  $A$ , find the longest prefix  $\alpha$  common to two or more of its alternatives

If  $\alpha \neq \epsilon$  - i.e. there is a non-trivial common prefix - replace all of the  $A$ -productions

$A \rightarrow \alpha\beta_1 / \alpha\beta_2 / \dots / \alpha\beta_n / \gamma$ ,

where  $\gamma$  represents all alternatives that do not begin with  $\alpha$ , by

$A \rightarrow \alpha A' / \gamma$

$A' \rightarrow \beta_1 / \beta_2 / \dots / \beta_n$

Here  $A'$  is new non-terminal. Repeatedly apply this transformation until no two alternatives for a non-terminal have a common prefix

# Examples on left factoring

$$1. S \rightarrow \underbrace{ss+}_{\alpha} / \underbrace{ss*}_{\beta_1} / \underbrace{a}_{\beta_2}$$

$$s \rightarrow sss' / a$$

$$s' \rightarrow + / *$$

The common terminals we have to take as  $\alpha$  and the remaining term we have to take as  $\beta_1, \beta_2$  - So on in each production

$$2. S \rightarrow \underbrace{os}_{\alpha} / \underbrace{oi}_{\beta_1} / \underbrace{oi}_{\beta_2}$$

$$S \rightarrow os' / \epsilon$$

$$s' \rightarrow si / i$$

$$3. S \rightarrow \underbrace{iets}_{\alpha} / \underbrace{ietses}_{\beta_1} / \underbrace{a}_{\beta_2}$$

$$E \rightarrow b$$

$$S \rightarrow ietss' / a$$

$$s' \rightarrow E / es$$

$$E \rightarrow b$$

Since  $\beta_1$  is empty we'll take  $\beta_1$  as  $\epsilon$




## ☞ Top down parsers :

→ dfn: Is a parser of an ilp string of token by tracing out the steps in a left-most derivation, it derives the string from the start symbol

→ It is termed as topdown because the parse tree is traversed in a preorder way that is from the root node to the leaf node

→ It has various types.



### i) Backtracking

→ Backtracking tries different possibilities for parsing an ilp string by backing up on arbitrary amount in the ilp if any possibilities fails


→ These are more powerful but very much slower, as they require exponential time to parse, hence they're not suitable for practical compilers

eg:  $S \rightarrow CAD$

$A \rightarrow abla$

ilp string  $\rightarrow cabd$

ilp string  $\rightarrow cad$



ii) Non-backtracking parsers:

i) Recursive descent

ii) Table driven

i) Recursive descent parser:

→ Recursive descent parsers are more versatile & suitable for handwritten parsers

→ It helps to study the method for parsing and serves as basis for topdown parses

$S \rightarrow CA d$

$A \rightarrow ab|a$

here, the grammar rule of a non-terminal A is given as a defn of procedure call which <sup>will</sup> recognize A

a) The right hand side of a grammar rule, specifies the structure of the code for the procedure.

b) The sequence of terminals on the right hand side corresponds to the if matches while the sequence of non-terminals are calls with the corresponding procedure

$NT = \{S, A\}$

$T = \{a, b, c, d\}$

procedure S()

if (input == 'c')

{

Advance();

A();

if (input == 'd')

{

```
Advance():  
return(true);
```

```
else  
{  
return(false);  
}  
else {  
return(false);  
}
```

```
procedure A()
```

```
isave = in-ptr;
```

```
if (input == 'a')
```

```
{  
Advance();  
if (input == 'b')
```

```
{  
Advance();  
return(true);
```

```
else {  
in-ptr = isave
```

```
if (input == 'a')
```

```
{  
Advance();  
return(true);
```

```
return(false);  
}
```



issue:

saves the ilp pointer position before each alternate production to facilitate backtracking whenever a terminal is encountered the ilp pointer

Advances the next position if alternate phase the in pointer advances to the previous position to trace the next alternate

Advance():

advance is a procedure that is written to advance the ilp pointer to the next position on a successful completion of the parsing action the parser returns a true value

drawbacks of Recursive descent parsing

1. Left recursion → It has the production of the form  $A \rightarrow A\alpha$

the parser goes into infinite loop

eg:  $A \rightarrow Abla$

ilp → abb


The device string abb there is an ambiguity as to how many times the nonterminals has to be expanded

2. Backtracking: It occurs when there is more than one alternate in the production to be tried while parsing the ilp string

$S \rightarrow CA d$


$A \rightarrow abla$

ilp: Cab d



no backtr

ilp string: cad



backtrack ∴ ilp symbol is 'd' but ptr is pointing to b

Q.3. It is very difficult to identify the posn of the errors

Example: Recursive descent

Q) write a recursive descent parser for the following grammar

$E \rightarrow TE'$

$E' \rightarrow +TE' \mid \epsilon$

$T \rightarrow FT'$

$T' \rightarrow *FT' \mid \epsilon$

$F \rightarrow (E) \mid id$

ilp: id+id\*id

```

→ procedure E()
  { if (input == 'T')
    T();
  }

```

↳ Eprime();

procedure T()

{ F();

↳ Tprime();

procedure F()

{ if (input == 'C')

{ Advance();

E();

if (input == ')')

return (True);

else

return (False);

↳

elseif(input == 'id')

{ Advance();

return(true);

} else

{ return(false);

} procedure Eprime()

{ if(input == '+')

{ Advance();

T();

Eprime();

} return(true);

} return(false);

} procedure Tprime()

{ if(input == '\*')

{ Advance();

F();

Tprime();

return(true);

} else

return(false);

}

ii) Table driven:

→ Table driven is also called as predictive parsing


→ predictive parser is a recursive descent parser, which production has the capability to predict, which production is to be used to replace the i/p string

→ The predictive parser does not suffer from backtracking

# Predictive Parsers / LLI parsers / Table driven parsers.

Q) Why do we need a FIRST and FOLLOW set

Consider the below given top down approach for the example:



here,  $T'$  has two options  
 i.e.  $T' \rightarrow *FT'$  and  $T' \rightarrow \epsilon$  we are  
 in ambiguity situation to replace  
 with which RHS of the production.

If we have  $n$  alternate productions  
 for the same non-terminal then  
 we have to backtrack  $(n-1)$  times  
 So, it is very tedious process,  
 So, we find FIRST & FOLLOW set.

## FIRST AND FOLLOW SETS:

i) FIRST:

i) If  $x$  is a terminal, then  $FIRST(x) = \{x\}$

ii) If  $x$  is a nonterminal, and  $x \rightarrow y_1 y_2 \dots y_k$  is a production for some  $k \geq 1$ , then place  $a$  in  $FIRST(x)$  if for some  $i$ ,  $a$  is in  $FIRST(y_i)$  and  $\epsilon$  is in all of  $FIRST(y_1) \dots FIRST(y_{i-1})$  that is  $y_1$

$y_{i-1} \xrightarrow{x} \epsilon$ , If  $\epsilon$  is in  $FIRST(y_j)$  for all  $j=1 \dots k$  then add  $\epsilon$  to  $FIRST(x)$ . For example, every thing in  $FIRST(y_1)$  is surely in  $FIRST(x)$ . If  $y_1$  doesn't derive  $\epsilon$ , then we add nothing more to  $FIRST(x)$ . but if  $y_1 \xrightarrow{x} \epsilon$ , then we add

$FIRST(y_2)$  and so on

iii) If  $x \rightarrow \epsilon$  is a production, then add  $\epsilon$  to  $FIRST(x)$ .

Some of the general forms on how to find the  $FIRST(x)$  are given below:

1)  $x \rightarrow aB$   
 $FIRST(x) = \{a\}$   
 $x \rightarrow \epsilon$   
 $FIRST(x) = \epsilon$

2)  $x \rightarrow ABC$   
 $A \rightarrow a/\epsilon$   
 $B \rightarrow b$   
 $C \rightarrow c$

3)  $x \rightarrow ABC$   
 $A \rightarrow a$   
 $B \rightarrow b$   
 $C \rightarrow c$   
 $FIRST(x) = FIRST(A)$   
 $= \{a\}$

$FIRST(x) = FIRST(A)$   
 $= \{a, \epsilon\}$   
 $\downarrow$   
 $FIRST(B)$   
 $= \{a, b\}$



$$\begin{aligned}
 4) & X \rightarrow ABC \\
 & A \rightarrow a/\epsilon \\
 & B \rightarrow b/\epsilon \\
 & C \rightarrow c
 \end{aligned}$$

$$\begin{aligned}
 \text{FIRST}(X) &= \text{FIRST}(A) \\
 &= \{a, \epsilon\}
 \end{aligned}$$

$$\begin{aligned}
 &\downarrow \\
 &\text{FIRST}(B) \\
 &= \{b, \epsilon\} \rightarrow \text{FIRST}(C) \\
 &= \{c\}
 \end{aligned}$$

$$\begin{aligned}
 5) & X \rightarrow ABC \\
 & A \rightarrow a/\epsilon \\
 & B \rightarrow b/\epsilon \\
 & C \rightarrow c/\epsilon
 \end{aligned}$$

$$\begin{aligned}
 \text{FIRST}(X) &= \text{FIRST}(A) \\
 &= \{a, \epsilon\}
 \end{aligned}$$

$$\begin{aligned}
 &\downarrow \\
 &\text{FIRST}(B) \\
 &= \{b, \epsilon\} \rightarrow \text{FIRST}(C) \\
 &= \{c, \epsilon\}
 \end{aligned}$$

$$\therefore = \{a, b, c, \epsilon\}$$

ii) FOLLOW :

i) place \$ in FOLLOW(S), where S is the start symbol, and \$ is the input right endmarker,

ii) If there is a production  $A \rightarrow \alpha B \beta$ , then everything in FIRST( $\beta$ ) except  $\epsilon$  is in FOLLOW(B)

iii) If there is a production  $A \rightarrow \alpha B$  or a production  $A \rightarrow \alpha B \beta$ , where FIRST( $\beta$ ) contains  $\epsilon$ , then everything in FOLLOW(A) is in FOLLOW(B).

How to find FOLLOW :

$$1) A \rightarrow \underline{X} \underline{B} \underline{C} \underline{D}$$

$$C \rightarrow c$$

$$\begin{aligned}
 \text{follow}(B) &= \{\text{FIRST}(CD)\} \\
 &= \{c\}
 \end{aligned}$$

$$2) A \rightarrow \underline{X} \underline{B} \underline{C} \underline{D}$$

Since  $\beta = CD$

$$\begin{aligned}
 \therefore \text{FOLLOW}(B) &= \{\text{FIRST}(\beta)\} \\
 &= \{\text{FIRST}(CD)\} \\
 &= \{c, d\}
 \end{aligned}$$

$$3 \rightarrow A \rightarrow \overset{\alpha}{X} \overset{\beta}{B} \overset{\gamma}{C} \overset{\delta}{D}$$

$$E \rightarrow \epsilon / \epsilon$$

$$D \rightarrow d / \epsilon$$

$$\text{FOLLOW}(B) = \text{FIRST}(C)$$

$$= \text{FIRST}(D)$$

$$= \{c, d\} + \text{FOLLOW}(A)$$

$$4 \rightarrow A \rightarrow \overset{\alpha}{X} \overset{\beta}{B} \overset{\gamma}{\epsilon} \quad (\text{Since } \beta = \epsilon, \text{ here})$$

$$\text{follow}(B) = \text{FOLLOW}(\text{left most nonterminal})$$

$$= \text{FOLLOW}(A)$$

$$5 \rightarrow A \rightarrow \overset{\alpha}{X} \overset{\beta}{B} \overset{\gamma}{C} \overset{\delta}{D} \overset{\epsilon}{B} \overset{\zeta}{\epsilon} \quad \textcircled{1}$$

$$C \rightarrow c / \epsilon \quad \textcircled{2}$$

$$D \rightarrow d$$

$$\text{FOLLOW}(B) = \text{FIRST}(CDB\epsilon)$$

$$= \{c, d\} \quad \textcircled{1}$$

+

$$\text{FOLLOW}(B) = \text{FIRST}(\epsilon)$$

$$= \{e\}$$

$$\therefore \text{FAL}(B) = \textcircled{1} + \textcircled{2}$$

$$\text{FAL}(B) = \{c, d, e\}$$

Find the FIRST and FOLLOW set for the following grammars

$$1. E \rightarrow TE'$$

$$E' \rightarrow +TE' / \epsilon$$

$$T \rightarrow FT'$$

$$T' \rightarrow *FT' / \epsilon$$

$$F \rightarrow (\epsilon) | id$$

$$2. S \rightarrow iEts | iEtses | a$$

$$E \rightarrow b$$

$$\begin{aligned}
 3) \quad & S \rightarrow G_1 H; \\
 & G_1 \rightarrow aF \\
 & H \rightarrow bF/\epsilon \\
 & H \rightarrow KL \\
 & K \rightarrow m/\epsilon \\
 & L \rightarrow n/\epsilon
 \end{aligned}$$

$$\begin{aligned}
 4) \quad & S \rightarrow aB/ac/sd/se \\
 & B \rightarrow bBc/f \\
 & C \rightarrow g
 \end{aligned}$$

$$\begin{aligned}
 5) \quad & S \rightarrow aBDh \\
 & B \rightarrow ec \\
 & C \rightarrow bc/\epsilon \\
 & D \rightarrow EF \\
 & E \rightarrow g/\epsilon \\
 & F \rightarrow f/\epsilon
 \end{aligned}$$

$$\begin{aligned}
 & \cancel{D \rightarrow EF} \\
 & E \rightarrow g/\epsilon \rightarrow \text{Epsilon} \\
 & \cancel{F \rightarrow f/\epsilon}
 \end{aligned}$$

$$\begin{aligned}
 6) \quad & S \rightarrow (L)/a \\
 & L \rightarrow L, s/S
 \end{aligned}$$

$$\begin{aligned}
 7) \quad & S \rightarrow L = R/R \\
 & L \rightarrow *R/id \\
 & R \rightarrow L
 \end{aligned}$$

$$\begin{aligned}
 8) \quad & S \rightarrow AaAb/BbBa \\
 & A \rightarrow \epsilon \\
 & B \rightarrow \epsilon
 \end{aligned}$$

$$\begin{aligned}
 9) \quad & S \rightarrow aABb \\
 & A \rightarrow c/\epsilon \\
 & B \rightarrow d/\epsilon
 \end{aligned}$$

$$\begin{aligned}
 10) \quad & \text{stmt\_sequence} \rightarrow \text{stmt stmt\_sequence}' \\
 & \text{stmt\_sequence}' \rightarrow ; \text{stmt\_sequence}'/\epsilon \\
 & \text{stmt} \rightarrow S
 \end{aligned}$$

$$11) \quad S \rightarrow asbs/bsas/\epsilon$$

$$\begin{aligned}
 12) \quad & S \rightarrow a/\wedge/(T) \\
 & T \rightarrow T, s/S
 \end{aligned}$$

$$\begin{aligned}
 13) \quad & S \rightarrow As/b \\
 & A \rightarrow SA/a
 \end{aligned}$$

The word after  $\epsilon$  does not count in the follow set

Answer:

- 1)  $E \rightarrow TE'$
- $E' \rightarrow +TE' / \epsilon$
- $T \rightarrow FT'$
- $T' \rightarrow *FT' / \epsilon$
- $F \rightarrow (E) / id$

	E	E'	T	T'	F
FIRST	(	+	(	*	(
	id	$\epsilon$	id	$\epsilon$	id
FOL	)	)	)	)	)

here FOLLOW(E) = F  $\rightarrow$  (E) ~~id~~

$$\text{FOLLOW}(E) = \text{FIRST}(\epsilon)$$

$$= \{ \}$$

3) FOLLOW(E') = E  $\rightarrow$  TE' and E'  $\rightarrow$  +TE' /  $\epsilon$

$$\text{FOL}(E') = \text{FIRST}(\beta)$$

$$\downarrow \epsilon$$

$$\therefore \text{FOL}(E') = \text{FOL}(E)$$

So, on FOLLOW(T) = E'  $\rightarrow$  +TE' /  $\epsilon$

$$= \text{FIRST}(\beta)$$

$$= \text{FIRST}(E')$$

$$= \{ + \}$$

E  $\rightarrow$  TE' /  $\epsilon$

$$= \text{FIRST}(\beta)$$

$$= \text{FIRST}(E')$$

$$= \{ + \}$$

Note: we should not write  $\epsilon$  in the FOLLOW set-

2)  $S \rightarrow iEtks \mid iEt ses \mid a$   
 $E \rightarrow b$

	S	E
FIRST	i a	b
FOLLOW	\$ e	t

$$\text{FOLLOW}(S) = S \rightarrow iEtks \quad \begin{matrix} \text{B} \\ \text{P} \end{matrix}$$

$$\begin{aligned} \text{FOLLOW}(S) &= \text{FIRST}(P) \\ &= \text{FOLLOW}(S) \end{aligned}$$

$$S \rightarrow iEt ses \quad \begin{matrix} \text{a} \\ \text{B} \\ \text{P} \end{matrix}$$

$$\begin{aligned} \text{FOLLOW}(S) &= \text{FIRST}(P) \\ &= \text{FIRST}(es) \\ &= \text{def} \end{aligned}$$

3)  $S \rightarrow , G H ;$   
 $G \rightarrow a F$   
 $F \rightarrow b F \mid \epsilon$  - Epsilon  
 $H \rightarrow k L$   
 $K \rightarrow m \mid \epsilon$   
 $L \rightarrow n \mid \epsilon$

	S	G	F	H	K	L
FIRST	,	a	b $\epsilon$	m $n$ $\epsilon$	m $\epsilon$	n $\epsilon$
FOLLOW	\$	m n ;	m n ;	;	n ;	;

4)  $S \rightarrow aB/ac/sd/se$   
 $B \rightarrow bBc/f$   
 $G \rightarrow g$

	S	B	C
FIRST	a	b f	g
Follow	\$ d e	\$ d e c	\$ d e

5)  $S \rightarrow aBDh$   
 $B \rightarrow ec$   
 $C \rightarrow bc/\epsilon$   
 $D \rightarrow EF$   
 $E \rightarrow g/\epsilon$   
 $F \rightarrow f/\epsilon$

	S	B	C	D	E	F
FIRST	a	e	b  e	g f e	g e	f e
Follow	\$	g f h	g f h	h	h f	h

6)  $S \rightarrow (L)a$   
 $L \rightarrow L,s/S$

	S	L
FIRST	( a	( a
Follow	\$ ) ,	) ,

8)  $S \rightarrow AaAb | BbBa$

$A \rightarrow \epsilon$

$B \rightarrow \epsilon$

	S	A	B
FIRST	a b	$\epsilon$	$\epsilon$
FOLLOW	\$	a b	b a

$d/cA \leftarrow \epsilon$   
 $c/A \leftarrow \epsilon$

9)  $S \rightarrow aABb$

$A \rightarrow C | \epsilon$

$B \rightarrow d | \epsilon$

	S	A	B
FIRST	a	(	d
		$\epsilon$	$\epsilon$
FOLLOW	\$	d b	b

10)  $S \rightarrow a | \uparrow | (T)$

$T \rightarrow T, S | S$

	S	T
FIRST	a $\uparrow$ (	a $\uparrow$ (
FOLLOW	\$ ) ,	) )

13)  $S \rightarrow AS|b$   
 $A \rightarrow SA|a$

	S	A
FIRST	b a	a
FOLLOW	\$ a b	a b

14)  $S \rightarrow L = R|R$   
 $L \rightarrow *R|id$   
 $R \rightarrow L$

	S	L	R
FIRST	* id	* id	* id
FOLLOW	\$	= \$	\$ =

15)  $stmt\_sequence \rightarrow stmt\ stmt\_sequence'$   
 $stmt\_sequence' \rightarrow ;\ stmt\_sequence' / \epsilon$   
 $stmt \rightarrow S$

	stmt_sequence	stmt_sequence'	stmt
FIRST	S	; $\epsilon$	S
FOLLOW	\$	\$	; \$



$$1R) s \rightarrow asbs \mid bsas \mid \epsilon$$

	s
FIRST	a
	b
	$\epsilon$
Follow	$\$$
	a
	b

$$\text{Follow}(s) \Rightarrow s \rightarrow \underbrace{asbs}_{\alpha \beta \beta}$$

$$= \text{FIRST}(\beta)$$

$$= \text{FIRST}(bs)$$

$$\text{Follow}(s) = \{b\}$$

$$s \rightarrow \underbrace{bsas}_{\alpha \beta \beta} \quad s \rightarrow \cancel{\epsilon}$$

$$= \text{FIRST}(\beta)$$

$$= \text{FIRST}(as)$$

$$= \{a\}$$

$$\text{FOL}(s) \rightarrow \underbrace{asbs}_{\alpha \beta \beta}$$

$$= \text{FIRST}(\beta) \rightarrow \epsilon$$

$$\text{FOL}(s) = \text{FOL}(s)$$

$$\text{FOL}(s) \rightarrow \underbrace{bsas}_{\alpha \beta \beta}$$

$$= \text{FIRST}(\beta) \rightarrow \epsilon$$

$$\text{FOL}(s) = \text{FOL}(s)$$

Top-down Parser  
predictive parsing table / LL(1) grammar / table drives predictive parser  
 LL(1) grammar → lookahead symbol  
 LL(1) grammar → left most derivation  
 scan the ip from left to right

Steps:

- 1) Eliminate left recursion from the grammar
- 2) perform left factoring
- 3) find the FIRST and Follow set
- 4) Construct the predictive parsing table
- 5) check whether the given ip string is accepted / not

Algorithm for Constructing predictive parsing table

INPUT: Grammar  $G_1$

OUTPUT: parsing table  $M$

METHOD: For each production  $A \rightarrow \alpha$  of the grammar, do the following

1. For each terminal  $a$  in  $FIRST(\alpha)$ , add  $A \rightarrow \alpha$  to  $M[A, a]$
2. If  $\epsilon$  is in  $FIRST(\alpha)$ , Then for each terminal  $b$  in  $FOLLOW(A)$ , add  $A \rightarrow \alpha$  to  $M[A, b]$ . If  $\epsilon$  is in  $FIRST(\alpha)$  &  $\$$  is in  $FOLLOW(A)$ , add  $A \rightarrow \alpha$  to  $M[A, \$]$  as well

Predictive parsing Algorithm

INPUT: A string  $w$  and a parsing table  $m$  for a grammar  $G_1$ .

OUTPUT: If  $w$  is in  $L(G_1)$  and LMD of  $w$ ;  
 otherwise an error condition

Input: 

			a	+	b	\$
--	--	--	---	---	---	----



Checking whether the given grammar is LL(1) or not without using parsing table

A grammar is LL(1) iff whenever,  $A \rightarrow \alpha | \beta$  are two distinct productions of  $G$ , the following conditions hold

i) For no terminal 'a' do with  $\alpha$  and  $\beta$  derive strings beginning with a  $\Rightarrow \text{FIRST}(\alpha)$  and  $\text{FIRST}(\beta)$  are disjoint.

ii) Atmost one of  $\alpha$  and  $\beta$  can derive the empty string  $\Rightarrow$  either  $\text{FIRST}(\alpha) \rightarrow \epsilon$  or  $\text{FIRST}(\beta) \rightarrow \epsilon$  but not both.

iii) If  $\beta \xrightarrow{*} \epsilon$ , then  $\alpha$  does not derive any string beginning with a terminal in  $\text{FOLLOW}(A)$ . Likewise, if  $\alpha \xrightarrow{*} \epsilon$ , then  $\beta$  does not derive any string beginning with a terminal in  $\text{FOLLOW}(B)$

$\Rightarrow \text{FIRST}(\alpha)$  and  $\text{FOLLOW}(A)$  are disjoint or  $\text{FIRST}(\beta)$  and  $\text{FOLLOW}(A)$  are disjoint

General forms:

$$\textcircled{1} A \rightarrow a^{\alpha} B | a^{\beta} c$$

$$\text{FIRST}(\alpha) = \{a\}$$

$$\text{FIRST}(\beta) = \{a\}$$

are not disjoint, a/c to the algorithm in any production

$$\text{eg: } A \rightarrow aB | bC$$

$$\text{FIRST}(\alpha) = \{a\}$$

$$\text{FIRST}(\beta) = \{b\} \text{ are disjoint}$$

2)  $A \rightarrow Bc | CD$   
 $B \rightarrow b | \epsilon$   
 $C \rightarrow c | \epsilon$

either  $FIRST(\beta) \Rightarrow \epsilon$   
 $FIRST(\alpha) \Rightarrow \epsilon$   
 but not both.

3) i)  $A \rightarrow a | B$   
 $B \rightarrow cAa | \epsilon$

$FIRST(\alpha) = \{a\}$

$FOLLOW(A) = \{\$, a\}$  are not disjoint

ii)  $A \rightarrow B | a$

$B \rightarrow cAa | \epsilon$

$FIRST(\beta) = \{a\}$  and  $FOLLOW(A) = \{\$, a\}$   
 are not disjoint

Examples:

1.  $S \rightarrow iEtss' | a$   
 $s' \rightarrow es | \epsilon$   
 $E \rightarrow b$

	S	s'	E
FIRST	i a	e $\epsilon$	b
FOLLOW	$\$$ e	$\$$ e	t

$\alpha = iEtss'$      $\beta = a$   
 $S \rightarrow iEtss' | a$

a.  $FIRST(\alpha) \cap FIRST(\beta) = \emptyset$   
 $\{i\} \cap \{a\} = \emptyset$

b. neither of  $\alpha$  or  $\beta$  are  $\epsilon$

~~1.  $S \rightarrow iEtss' | a$   
 $\alpha = iEtss'$      $\beta = a$~~

~~a.  $FIRST(\alpha) \cap FIRST(\beta) = \emptyset$   
 $\{i\} \cap \{a\} = \emptyset$~~

~~b. neither of  $\alpha$  or  $\beta$  are  $\Rightarrow \epsilon$~~

~~c.  $\beta \Rightarrow \epsilon$ , then  $FIRST(\alpha) \cap FOLLOW(A) = \emptyset$~~

~~$FIRST(es) \cap FOLLOW(s') = \emptyset$~~

~~$\{e\} \cap \{\$, e\} \neq \emptyset$~~

$\therefore$  The given grammar is not LL(1). Condition fails

$$s' \rightarrow \overset{\alpha}{\epsilon s} / \overset{\beta}{\epsilon}$$

a)  $FIRST(\alpha) \cap FIRST(\beta) = \emptyset$

$\{ \epsilon \} \cap \{ \epsilon \} = \emptyset$

b) The given grammar

$\beta \Rightarrow \epsilon$  but  $\alpha \not\Rightarrow \epsilon$

c)  $\beta \Rightarrow \epsilon$ , then  $FIRST(\alpha) \cap FOLLOW(A) = \emptyset$

$FIRST(\epsilon s) \cap FOLLOW(s') = \emptyset$

$\{ \epsilon \} \cap \{ \$ \epsilon \} \neq \emptyset$

Condition fails

$\therefore$  The given grammar is not LL(1)

2)  $s \rightarrow s(s)s / \epsilon \Rightarrow s \rightarrow s'$   
 $s' \rightarrow (s)ss' / \epsilon$

	s	s'
FIRST	{ }	{ }
FOLLOW	{ }	{ }

1.  $s \rightarrow s$

not required because we don't have  $\beta$  production

2.  $s' \rightarrow \underset{\alpha}{(s)} \underset{\beta}{ss'} / \epsilon$

a.  $FIRST(\alpha) \cap FIRST(\beta) \neq \emptyset$   
 $\{ \epsilon \} \cap \{ \epsilon \} = \emptyset$

b. only  $\beta \Rightarrow \epsilon$  and  $\alpha \not\Rightarrow \epsilon$

c.  $\beta \Rightarrow \epsilon$ , then

$FIRST(\alpha) \cap FOLLOW(A) = \emptyset$

$\{ ( \} \cap \{ \$ ( \} \neq \emptyset$

$\therefore$  The given grammar is not LL(1)

3.  $S \rightarrow SS+ / SS* / a \Rightarrow S \rightarrow as'$   
 $S' \rightarrow s+s' / s*s' / \epsilon$

⇓ left factoring

final production  $\left\{ \begin{array}{l} S \rightarrow as' \\ S' \rightarrow ss'' / \epsilon \\ S \rightarrow +s' / *s' \end{array} \right.$

	S	S'	S''
FIRST	a	a ε	+ *
FOLLOW	\$ + *	\$ + *	\$ + *

1.  $S \rightarrow as'$   
not required
2.  $S'' \rightarrow +s' / *s'$ 
  - a.  $FIRST(+s') \cap FIRST(*s') = \emptyset$   
 $\{+\} \cap \{*\} = \emptyset$
  - b. neither  $\alpha$  or  $\beta \Rightarrow \epsilon$   
all conditions are satisfied

3.  $S' \rightarrow ss'' / \epsilon$ 
  - a.  $FIRST(ss'') \cap FIRST(\epsilon)$   
 $\{a\} \cap \{\epsilon\} = \emptyset$
  - b.  $\beta \Rightarrow \epsilon$  but not  $\alpha$
  - c.  $\beta \Rightarrow \epsilon$  then  
 $FIRST(ss'') \cap FOLLOW(S') = \emptyset$   
 $\{a\} \cap \{\$, +, *\} = \emptyset$

all conditions are satisfied  
 $\therefore$  The grammar is LL(1)

4)  $E \rightarrow E+T \mid T$        $E \rightarrow TE'$   
 $T \rightarrow T*F \mid F$        $\Rightarrow E' \rightarrow +TE' \mid \epsilon$   
 $F \rightarrow (E) \mid id$        $T \rightarrow FT'$   
                                   $T' \rightarrow *FT' \mid \epsilon$   
                                   $F \rightarrow (E) \mid id$

	E	E'	T	T'	F
FIRST	( id	+ $\epsilon$	( id	* $\epsilon$	( id
FOLLOW	\$ )	\$ )	+ \$ )	+ \$ )	+ * \$ )

i)  $E \rightarrow TE'$

ii)  $E' \rightarrow +E' \mid \epsilon$

- a.  $FIRST(+TE) \cap FIRST(\epsilon) = \emptyset$   
 $\{+\} \cap \{\epsilon\} = \emptyset$
- b.  $\beta \Rightarrow \epsilon$  but  $\alpha \not\Rightarrow \epsilon$
- c.  $\beta \Rightarrow \epsilon$  then  $FIRST(+TE) \cap FOL(E') = \emptyset$   
 $\{+\} \cap \{\$\} = \emptyset$

iii)  $T \rightarrow FT'$

iv)  $T' \rightarrow *FT' \mid \epsilon$

- a.  $FIRST(*FT') \cap FIRST(\epsilon) = \emptyset$   
 $\{*\} \cap \{\epsilon\} = \emptyset$
- b.  $\beta \Rightarrow \epsilon$  but  $\alpha \not\Rightarrow \epsilon$
- c.  $\beta \Rightarrow \epsilon$  then  $FIRST(*FT') \cap FOL(T') = \emptyset$   
 $\{*\} \cap \{+\$\} = \emptyset$

v)  $F \rightarrow (E) \mid id$

- a.  $FIRST((E)) \cap FIRST(id) = \emptyset$   
 $\{( \} \cap \{id\} = \emptyset$
- b. neither of them are not  $\Rightarrow \epsilon$



checking whether the given grammar is LL(1) or not -  
with constructing the predictive parsing table

$$1. E \rightarrow E+T \mid T$$

$$T \rightarrow T*F \mid F$$

$$F \rightarrow (E) \mid id$$

inp: id+id\*id

i) Remove left Recursion

$$E \rightarrow TE'$$

$$E' \rightarrow +TE' \mid \epsilon$$

$$T \rightarrow FT'$$

$$T' \rightarrow *FT' \mid \epsilon$$

$$F \rightarrow (E) \mid id$$

ii) Remove left factoring

→ here, not required

iii) find FIRST and FOLLOW set

	E	E'	T	T'	F
FIRST	( id	+ ε	( id	* ε	( id
FOLLOW	\$ )	\$ )	+ \$ )	+ \$ )	* + \$ )

iv) Construct the parsing table

	(	id	)	+	*	\$
E	$E \rightarrow TE'$	$E \rightarrow TE'$				
E'			$E' \rightarrow \epsilon$	$E' \rightarrow +TE'$		$E' \rightarrow \epsilon$
T	$T \rightarrow FT'$	$T \rightarrow FT'$				
T'			$T' \rightarrow \epsilon$	$T' \rightarrow \epsilon$	$T' \rightarrow *FT'$	$T' \rightarrow \epsilon$
F	$F \rightarrow (E)$	$F \rightarrow id$				

Stack	Input	Action
E \$	id + id * id \$	
TE' \$	id + id * id \$	push E $\rightarrow$ TE'
FT'E' \$	id + id * id \$	push T $\rightarrow$ FT'
idT'E' \$	id + id * id \$	push F $\rightarrow$ id
T'E' \$	+ id * id \$	matched 'id'
E' \$	+ id * id \$	$\emptyset$ T' $\rightarrow$ E
+TE' \$	+ id * id \$	push E' $\rightarrow$ +TE'
TE' \$	id * id \$	matched '+'
FT'E' \$	id * id \$	push T $\rightarrow$ FT'
idT'E' \$	id * id \$	push F $\rightarrow$ id
T'E' \$	* id \$	matched 'id'
*FT'E' \$	* id \$	push T' $\rightarrow$ *FT'
FT'E' \$	id \$	matched '*'
idT'E' \$	id \$	push F $\rightarrow$ id
T'E' \$	\$	matched 'id'
E' \$	\$	T' $\rightarrow$ E
\$	\$	E' $\rightarrow$ E

$\therefore$  The grammar is accepted the ip string  
i.e. the ip is passed successfully

The grammar is LL(1)  $\because$  no multiple entries

2)  $S \rightarrow iEtS | iEtSes | a$   
 $E \rightarrow b$

ilp: If  $E_1$  then if  $E_2$  then  $S_1$  else  $S_2$   
 If  $b$  then if  $b$  then  $a$  else  $a$

i) No left Recursion

ii) Remove left factoring

$S \rightarrow iEtss' | a$

$s' \rightarrow es | \epsilon$

$E \rightarrow b$

iii) FIRST and Follow Set

	S	s'	E
FIRST	i a	e $\epsilon$	b
FOLLOW	$\$$ e	$\$$ e	t

iv) parsing table

	$\$$	i	e	b	a	t
S		$S \rightarrow iEtss'$				
s'	$s' \rightarrow \epsilon$		$s' \rightarrow es$ $s' \rightarrow \epsilon$			
E				$E \rightarrow b$		

The grammar is not LL(1) because it has multiple entries for the same terminal in a table

v) Stack      Input      Action

S $\$$	<del>iEtEtSres</del> ibtibtaea $\$$	
iEtss' $\$$	ibtibtaea $\$$	$S \rightarrow iEtss'$
Etss' $\$$	btibtaea $\$$	matched 'i'
btss' $\$$	btibtaea $\$$	$E \rightarrow b$

Stack	input	Action
tss' \$	tibtaea \$	matched 'b'
ss' \$	ibtaea \$	matched 't'
iEtss's' \$	ibtaea \$	s → iEtss'
Etss's' \$	btaea \$	matched 'i'
btss's' \$	btaea \$	E → b
tss's' \$	taea \$	matched 'b'
ss's' \$	aea \$	matched t
as's' \$	aea \$	s → a
s's' \$	ea \$	matched 'a'

↳ ambiguity whether to push s → es or s → E  
 ⇒ ip: If E then s else s  
 ibtaea

Stack	input	Action
s \$	ibtaea \$	s → iEtss'
iEtss' \$	ibtaea \$	matched 'i'
Etss' \$	btaea \$	push E → b
btss' \$	btaea \$	
tss' \$	taea \$	match 'b'
ss' \$	aea \$	match t
as' \$	aea \$	s → a
s' \$	ea \$	match a

↳ ambiguity, whether to push s → es or s → E

3)  $S \rightarrow SS + / SS * / a$  ip:  $aa + a *$

i) Remove left recursion

$$S \rightarrow aS'$$

$$S' \rightarrow S + S / S * S' / \epsilon$$

ii) Remove left factoring

$$S \rightarrow aS'$$

$$S' \rightarrow SS'' / \epsilon$$

$$S'' \rightarrow + S' / * S'$$

iii) find FIRST and FOLLOW set

	S	S'	S''
FIRST	a	a, $\epsilon$	+, *
FOLLOW	\$	\$, +, *	\$, +, *

iv) find the predictive parsing table

	\$	a	+	*
S		$S \rightarrow aS'$		
S'	$S' \rightarrow \epsilon$	$S' \rightarrow SS''$	$S' \rightarrow \epsilon$	$S' \rightarrow \epsilon$
S''			$S'' \rightarrow +S'$	$S'' \rightarrow *S'$

The given grammar is LL(1) because there are no multiple productions.

v) parse the ip string

stack	input	action
$S \$$	$aa + a * \$$	$S \rightarrow aS'$
$aS' \$$	$aa + a * \$$	match 'a'
$S' \$$	$a + a * \$$	$S' \rightarrow aS'$
$SS'' \$$	$a + a * \$$	$S \rightarrow aS'$
$aS'S'' \$$	$a + a * \$$	match 'a'
$S'S'' \$$	$+ a * \$$	$S' \rightarrow \epsilon$
$S'' \$$	$+ a * \$$	

Stack	input	Stack
+s' \$	+a* \$	s'' → +s'
s' \$	a* \$	match '+'
ss'' \$	a* \$	push s' → ss''
as's'' \$	a* \$	push s' → as
s' s'' \$	* \$	match 'a'
s'' \$	* \$	push s' → ε
*s' \$	* \$	push s'' → *s'
s' \$	\$	match *
\$	\$	push s' → ε

The i/p string is successfully parsed

i/p string: 000111

4)  $S \rightarrow 0s1/01$

i) Remove left recursion  
→ not needed

ii) Remove left factoring  
 $S \rightarrow 0s'$   
 $s' \rightarrow s1/1$

iii) FIRST and Follow Set

	S	\$
FIRST	0	0
Follow	\$	\$
	1	1

iv) Construct the predictive parsing table

	\$	0	1
S		$S \rightarrow 0s'$	
s'		$s' \rightarrow s1$	$s' \rightarrow 1$

The grammar is LL(1), since it does not have any multiple production

∴ parse the input string

Stack	input	action
S \$	00111 \$	push S → OS'
OS' \$	00111 \$	match '0'
S' \$	00111 \$	push S' → S
SS \$	00111 \$	S → OS'
OS'S \$	00111 \$	match '0'
S'S \$	0111 \$	S' → S
SS'S \$	0111 \$	push S → OS'
OS'S'S \$	111 \$	match 0
S'S'S \$	111 \$	S' → S
SS'S'S \$	11 \$	match 1
OS'S'S'S \$	1 \$	match 1
S'S'S'S'S \$	\$	match 1

The input string is successfully parsed

5)  $S \rightarrow +SS | *SS | a$     ilp:  $+*aaa$

i) Remove left recursion  $\Rightarrow$  not required

ii) Remove left factoring  $\Rightarrow$  Not required

iii) Construct FIRST and Follow set

	S
FIRST	+ * a
FOLLOW	\$ + * a

iv) Construct the predictive parsing table

	\$	+	*	a
S		+SS	*SS	a

The grammar is LL(1). Since it contains no more than 1 production

v) ilp string:  $+*aaa$

Stacks	input	Action
S\$	+*aaa\$	$S \rightarrow +SS$
+SS\$	+*aaa\$	match '+'
SS\$	*aaa\$	$S \rightarrow *SS$
*SS\$	*aaa\$	match '*'
SS\$	aaa\$	push $S \rightarrow a$
aSS\$	aaa\$	match 'a'
SS\$	aa\$	push $S \rightarrow a$
aSS\$	aa\$	match 'a'
S\$	a\$	push $S \rightarrow a$
a\$	a\$	match 'a'
\$	\$	

ilp is Successfully parsed



6)  $S \rightarrow S(S)S/\epsilon$     ilp:  $(()())$

Remove left Recursion

$S \rightarrow \epsilon S'$   
 $S' \rightarrow (S)SS'/\epsilon$

$\Rightarrow S \rightarrow S+S|SS|(S)|S^*|a$   
 ilp:  $(a+a)^*a$

i) Remove left Recursion

$S \rightarrow aS'|(S)S'$   
 $S' \rightarrow +SS'|SS'|*S'/\epsilon$

ii) Remove left factoring  
 → not needed

iii) Find FIRST and Follow

	S	S'
FIRST	a (	+, ε a ( *
Follow	\$ + ) a ( *	\$ ) + a, (, *

iv) Construct the predictive parsing table

	\$	(	a	)	+	*
S		$S \rightarrow (S)$	$S \rightarrow aS'$			
S'	$S' \rightarrow \epsilon$	$S' \rightarrow SS'$	$S' \rightarrow SS'$	$S' \rightarrow \epsilon$	$S' \rightarrow +SS'$	$S' \rightarrow *S'$
		$S' \rightarrow \epsilon$	$S' \rightarrow \epsilon$		$S' \rightarrow \epsilon$	$S' \rightarrow \epsilon$

The grammar is not LL(1)

v) input:  $(a+a)^*a$

stack	input	Action
S\$	$(a+a)^*a$	
$(S)S'$	$(a+a)^*a$	$S \rightarrow (S)S'$
$(S)S'$	$a+a)^*a$	match (
$aS')S'$	$a+a)^*a$	push $S \rightarrow aS'$
$S')S'$	$+a)^*a$	match a

↳ Ambiguous, whether to parse  $S' \rightarrow +SS'$  or  $S' \rightarrow \epsilon$

6)  $S \rightarrow S(S)S/\epsilon$  i/p:  $((()())$

i) Remove left Recursion

ii)  $S \rightarrow \epsilon S'$

$S' \rightarrow (S)SS'/\epsilon$

iii) Remove left factoring

→ not needed

iv) find FIRST and Follow set

	S	S'
FIRST	( ε	( ε
Follow	\$ )	\$ ) (

v) parsing table

	\$	(	)
S	$S \rightarrow \epsilon$	$S \rightarrow S$ $S \rightarrow \epsilon$	$S \rightarrow \epsilon$
S'	$S' \rightarrow \epsilon$	$S' \rightarrow (S)SS'$ $S' \rightarrow \epsilon$	$S' \rightarrow \epsilon$

multiple productions

The grammar is not LL(1), since it has a multiple transition productions

vi) parse the i/p string:  $((()())$

Stack	Input	Action
S\$	((()())\$	
S'\$	((()())\$	$S \rightarrow S'$ → ambiguity
(S)SS'\$	((()())\$	$S' \rightarrow (S)SS'$
S)SS'\$	(()())\$	match '('
S')SS'\$	(()())\$	push $S \rightarrow S'$

$$s \rightarrow (L)a$$

$$L \rightarrow L, S/S \Rightarrow (a, a)$$

step i) Remove left-Recursion

$$L \rightarrow \underline{\$}, S/S$$

$$L \rightarrow SL'$$

$$L' \rightarrow ,SL'/\epsilon$$

$$S \rightarrow (L)a$$

ii) Remove left-Recursion factoring  
not required

iii) write FIRST and Follow set

	S	L	L'
FIRST	( a	( a	, ε
Follow	\$ , )	)	)

iv) write the productive parsing table

	(	a	,	\$
S	$S \rightarrow (L)$	$S \rightarrow a$		
L	$L \rightarrow SL'$	$L \rightarrow SL'$		
L'		$L' \rightarrow \epsilon$	$L' \rightarrow ,SL'$	

Stack	Input	Action
S\$	(a,a)\$	$S \rightarrow (L)$
(L)\$	(a,a)\$	match (
L)\$	a,a)\$	$L \rightarrow SL'$
SL)\$	a,a)\$	$S \rightarrow a$
aL)\$	a,a)\$	match a
L')\$	,a)\$	$L' \rightarrow ,SL'$
,SL')\$	,a)\$	match ,
SL)\$	a)\$	$S \rightarrow a$
aL')\$	a)\$	match a
L')\$	)\$	$L' \rightarrow \epsilon$
)\$	)\$	match )
\$	\$	

The grammar is successfully parsed

8)  $S \rightarrow S+S | SS | (S) | S^* | a \Rightarrow (a+a)^* a$

i) Remove left recursion

$$S \rightarrow S+S | SS | (S) | S^* | a$$

$$S \rightarrow (S)S' / aS'$$

$$S' \rightarrow (S)S' / aS' + SS' / SS' / *S' / \epsilon$$

ii) remove left factoring  
not required

iii) Find FIRST and FOLLOW Set

	S	S'
FIRST	( a	+ a * ε

	S	S'
FOLLOW	\$ ) + ( a *	\$ ) + ( a *

n) write predictive parse table

	(	a	)	+	*	\$
S	$S \rightarrow (S)S'$	$S \rightarrow aS'$				
S'				$S' \rightarrow +SS'$		
					$S' \rightarrow SS'$	
					$S' \rightarrow *S'$	
					$S' \rightarrow \epsilon$	

∴ The given grammar is not LL(1)

g)  $S \rightarrow aSbS / bSas / \epsilon \Rightarrow aabbab$

i) Remove left factoring - not required

ii) Remove left recursion - not required

iii) write FIRST and FOLLOW set

	S
FIRST	a b ε

	S
FOLLOW	b a \$

iv) write a predictive parsing table

	a	b	\$
S	$S \rightarrow aSbS$ $S \rightarrow \epsilon$	$S \rightarrow bSas$ $S \rightarrow \epsilon$	$S \rightarrow \epsilon$

v-	Stack	Input	Action
	S\$	aabbab\$	
	asbs\$	aabbab\$	s → asbs
	sbs\$	abbab\$	match a
	asbsbs\$	abbab\$	s → asbs
	sbsbs\$	bbab\$	match a
	bsasbsbs\$	bbab\$	s → bsas
	Sasbsbs\$	bab\$	match b
	<del>ba</del> Sasbsbs\$	bab\$	s → bsas
	Sasasbsbs\$		

↳ ambiguous

- 10)  $beexpn \rightarrow beexpn \text{ on } bterm / bterm$   
 $bterm \rightarrow bterm \text{ and } bfactor / bfactor$   
 $bfactor \rightarrow \text{not } bfactor / (beexpn) / \text{true} / \text{false}$   
 ip: not (true or false)

→ i) Remove left Recursion


- $beexpn \rightarrow ~~bterm~~ beexpn bterm / bterm$   
 $beexpn' \rightarrow ~~\epsilon~~ bterm beexpn' \rightarrow bterm \rightarrow bterm \text{ and } bfactor / bfactor$   
 $bterm \rightarrow ~~bfactor bterm~~ bfactor bterm'$   
 $bterm' \rightarrow \text{and } bfactor bterm' / \epsilon$   
 $bfactor \rightarrow \text{not } bfactor / (beexpn) / \text{true} / \text{false}$

ii) No left recursion factoring

iii) FIRST and Follow set

	bexpr	bexpr'	bterm	bterm'	bfactor
FIRST	not ( true false	on ε	not ( true false	and ε	not ( true false
FALSEW	\$ )	\$ )	on ) \$	on \$ )	and on ) \$

predictive parsing table:



	(	not	)	on	and	true	false	\$
bexpr	bterm bexpr'	bterm bexpr'				bterm bexpr'	bterm bexpr'	
bexpr'			ε	on bterm bexpr'				ε
bterm	bfactor bterm'	bfactor bterm'				bfactor bterm'	bfactor bterm'	
bterm'			ε	ε	and bfactor bterm'			ε
bfactor	(bexpr)	not bfactor				true	false	

Stack	Input	Action
begin \$	not (true or false) \$	begin → bterm begin'
bterm begin' \$	not (true or false) \$	bterm → bfactor bterm'
bfactor bterm' begin' \$	not (true or false) \$	bfactor → not bfactor
not bfactor bterm'	not (true or false) \$	bfactor → (begin)
begin' \$		
bfactor bterm' begin' \$	(true or false) \$	<del>match</del>
begin) bterm'	true or false) \$	match (
begin' \$		
bterm begin) bterm'	true or false) \$	begin → bterm begin'
begin' \$		
bfactor bterm' begin)	true or false) \$	bterm → bfactor bterm'
bterm' begin' \$		
bterm' begin)	or false) \$	bfactor → bterm'
bterm' begin' \$		
begin) bterm'	or false) \$	bterm' → ε
begin' \$		
bterm begin)	false) \$	begin' → bterm begin
bterm' begin' \$		
bfactor bterm'	false) \$	bterm → bfactor bterm'
begin) bterm' begin' \$		
bfactor → ε		
bterm' begin) bterm'	) \$	
begin' \$	\$	bterm' → ε & begin' → ε
bterm' begin' \$	\$	(match)
\$	\$	



Error recovery in predictive parsing:

1. panic mode Recovery: In the blank entries of the follow set of all  $nt$ , place "synch"

Stacks	ip	Table Entry	Action
NT	T	blank	skip the terminal from the ip
NT	T	Synch	Remove NT from the stack except start symbol
T	T	match	pop the terminal from stack & input

Example:

$E \rightarrow E + T \mid T$   
 $T \rightarrow T * F \mid F$   
 $F \rightarrow (E) \mid id$   
 $ip = ) id * id$

$E \rightarrow TE'$   
 $E' \rightarrow +TE' \mid \epsilon$   
 $T \rightarrow FT'$   
 $T' \rightarrow *FT' \mid \epsilon$   
 $F \rightarrow (E) \mid id$

	E	E'	T	T'	F
FIRST	( id	+ ε	( id	* ε	( id
Follow	\$ )	\$ )	+ \$ )	+ \$ )	* \$ ) +

predictive parsing table

	(	id	)	+	*	\$
E	$E \rightarrow TE'$	$E \rightarrow TE'$	Synch			
E'			$E' \rightarrow \epsilon$	$E' \rightarrow +TE'$		$E' \rightarrow \epsilon$
T	$T \rightarrow FT'$	$T \rightarrow FT'$	<del><math>T \rightarrow \epsilon</math></del> Synch	<del><math>T \rightarrow *FT'</math></del> Synch		$T \rightarrow \epsilon$
T'			$T' \rightarrow \epsilon$	$T' \rightarrow \epsilon$	$T' \rightarrow *FT'$	$T' \rightarrow \epsilon$
F	$F \rightarrow (E)$	$F \rightarrow id$	Synch	Synch	Synch	Synch

Stack	Input	Action
E\$	id*+id\$	Since It is the start symbol Shift the top [E, \$] - Sync
E\$	id*+id\$	$E \rightarrow TE'$
TE'\$	id*+id\$	$T \rightarrow FT'$
FT'E'\$	id*+id\$	$F \rightarrow id$
idTE'\$	id*+id\$	match id
T'E'\$	*+id\$	$T' \rightarrow *FT'$
*FT'E'\$	*+id\$	match *
FT'E'\$	+id\$	[F, +] = Sync, remove NT from stack
T'E'\$	+id\$	$T' \rightarrow E$
E'\$	+id\$	$E' \rightarrow +TE'$
+TE'\$	+id\$	match +
TE'\$	id\$	$T \rightarrow FT'$
FT'E'\$	id\$	$F \rightarrow id$
idTE'\$	id\$	match id
T'E'\$	\$	$T' \rightarrow E$
E'\$	\$	$E' \rightarrow E$
\$	\$	match \$

Q7) Show that the following grammar is ambiguous.

$E \rightarrow E+E \mid E-E \mid E * E \mid E/E \mid (E) \mid id$  and ip:  $id + id * id$


Give an unambiguous grammar such that precedence order from lowest or highest are +, -, \*, /, (), id and all are left-to-right associative.

Bottom up parsing:

Introduction:

→ A bottom-up parse corresponds to the construction of a parse tree for an input string beginning at the leaves (the bottom) and working up towards the root (the top)

→ eg: A bottom-up parse for  $id * id$




Handle pruning:

Bottom up parsing during a left to right scan of the input constructs a right-most derivation in reverse. Informally a 'handle' is a substring that matches the body of the production, and whose reduction represents one step along the reverse of the right-most derivation

Example:

adding subscripts to the tokens  $id$  for clarity, the handles during the parse of  $id_1 * id_2$  are shown in the figure.



Although  $T$  is the body of the production  $E \rightarrow T$ , the symbol  $T$  is not a handle in the sentential form  $T * id_2$ . If  $T$  were indeed replaced by  $E$ , we would get a string  $E * id_2$ , which cannot be derived from the start symbol  $E$ . Thus, the leftmost substring that matches the body of some production need not be a handle.

Formally, if  $S \xrightarrow{*}_{\text{nm}}$

RIGHT SENTENTIAL FORM	HANDLE	REDUCTION PRODUCTION
$id_1 * id_2$	$id_1$	$F \rightarrow id$
$F * id_2$	$F$	$T \rightarrow F$
$T * id_2$	$id_2$	$F \rightarrow id$
$F$	$T * F$	$E \rightarrow T * F$

handles during a parse of  $id_1 * id_2$  (a)

Formally, if  $S \xrightarrow{*}_{\text{nm}} \alpha A w \xrightarrow{*}_{\text{nm}} \alpha \beta w$ , as in figure (b), then production  $A \rightarrow \beta$ , in the position following  $\alpha$  is a handle of  $\alpha \beta w$ . Alternatively, a handle of a right sentential form  $\gamma$  is a production  $A \rightarrow \beta$  and a position of  $\gamma$  where the string  $\beta$  may be found, such that replacing  $\beta$  at that position by  $A$  produces the previous right sentential form in a rightmost derivation of  $\gamma$ .

Notice that the string  $w$  to the right of the handle must contain only terminal symbols. For convenience, we prefer to the body  $\beta$  rather than  $A \rightarrow \beta$  as a handle. Note we "a handle" rather than "the handle", because



## Shift-Reduce parsing:

Shift-reduce parsing is a form of bottom up parsing in which a stack holds grammar symbols and an input buffer holds the rest of the string to be parsed.

→ we use  $\$$  to mark the bottom of the stack and also the right end of the input. Conventionally, when discussing bottom-up parsing, we show the top of the stack on the right, rather on the left as we did for top-down parsing.

Initially, the stack is empty, and string  $w$  is on the input as follows:

STACK	INPUT
$\$$	$w\$$

During left to right scan of the input string, the parser shifts zero/more input symbols onto the stack until it is ready to reduce a string  $\beta$  of the grammar symbols on top of the stack. It then reduces  $\beta$  to the head of the appropriate production. The parser repeats this cycle until it has detected an error or until the stack contains the start symbol and input is empty.

### Actions in shift-reduce parsing:

1. Shift: shift the next input symbol onto the top of stack
2. Reduce: The right end of the string to be reduced must be at the top of the stack. Locate the left end of the string within the stack and decide with what non-terminal to replace the string

3. Accept: Announce successful completion of parsing

4. Error: Discover a syntax error and can an error recovery routine

Find the handles for the given RSP and Construct shift-reduce parser:

1.  $E \rightarrow E+T$   
 $T \rightarrow T * F$   
 $F \rightarrow (E)id$

inp: id + id  
 id + id \* id

→ RMD

RSP	Handle	Action
$E \rightarrow E+T$	$id_1 + id_2$	$F \rightarrow id$
$\Rightarrow E+T$	$F + id_2$	$T \rightarrow F$
$\Rightarrow E+id$	$T + id_2$	$E \rightarrow T$
$\Rightarrow T+id$	$E + id_2$	$F \rightarrow id$
$\Rightarrow F+id$	$E + F$	$T \rightarrow F$
$\Rightarrow id + id$	$E + T$	$E \rightarrow E+T$

Stack	RSP	Action
\$	$id_1 + id_2$ \$	shift $id_1$
\$ $id_1$	\$ $id_2$ \$	reduce $F \rightarrow id$
\$ $F$	$+ id_2$ \$	reduce $T \rightarrow F$
\$ $T$	$+ id_2$ \$	reduce $E \rightarrow T$
\$ $E$	$+ id_2$ \$	shift +
\$ $E+$	$+ id_2$ \$	shift $id_2$
\$ $E + id_2$	\$	reduce $F \rightarrow id_2$
\$ $E + F$	\$	reduce $T \rightarrow F$
\$ $E + T$	\$	reduce $E \rightarrow T$
\$ $E$		Success

ip: id+id\*id

RMD:

	RSF	Handle	Action
$E \rightarrow E+T$	id <sub>1</sub> +id <sub>2</sub> *id <sub>3</sub>	id <sub>1</sub>	$F \rightarrow id$
$\Rightarrow E+T*F$	F+id <sub>2</sub> *id <sub>3</sub>	F	$T \rightarrow F$
$\Rightarrow E+T*id$	T+id <sub>2</sub> *id <sub>3</sub>	T	$E \rightarrow F$
$\Rightarrow E+F*id$	E+id <sub>2</sub> *id <sub>3</sub>	id <sub>2</sub>	$F \rightarrow id_2$
$\Rightarrow E+id*id$	F+F*id <sub>3</sub>	F	$T \rightarrow F$
$\Rightarrow T+id*id$	E+T*id <sub>3</sub>	id <sub>3</sub>	$F \rightarrow id_3$
$\Rightarrow F+id*id$	E+T*F	T+F	$T \rightarrow F*F$
$\Rightarrow id+id*id$	E+T	E+T	$E \rightarrow E+T$
	E		

Stack	RSF	Action
\$	id <sub>1</sub> +id <sub>2</sub> *id <sub>3</sub> \$	shift id <sub>1</sub>
\$id <sub>1</sub>	+id <sub>2</sub> *id <sub>3</sub> \$	$F \rightarrow id_1$
\$F	+id <sub>2</sub> *id <sub>3</sub> \$	$T \rightarrow F$
\$T	+id <sub>2</sub> *id <sub>3</sub> \$	$E \rightarrow T$
\$E	+id <sub>2</sub> *id <sub>3</sub> \$	Shift +
\$E+	id <sub>2</sub> *id <sub>3</sub> \$	shift id <sub>2</sub>
\$E+id <sub>2</sub>	*id <sub>3</sub> \$	reduce $F \rightarrow id$
		$T \rightarrow F$
		shift *
		shift id <sub>3</sub>
\$E+T*id <sub>3</sub>	\$	reduce $F \rightarrow id_3$
\$E+T*F	\$	reduce $T \rightarrow T*F$
		reduce $F \rightarrow E+T$
\$E	\$	Success



2)  $S \rightarrow OSI \mid OI$   $inp: 000111$

$S \xrightarrow{RM} OSI$

$\Rightarrow 00S111$

$\Rightarrow 000111$

RSE	Handle	Action
000111	01	$S \rightarrow OSI$
00S11	OSI	$S \rightarrow OSI$
OSI	OSI	$S \rightarrow OSI$

Stack	RSE	Action
\$	000111\$	Shift 0
\$0	00111\$	Shift 0
\$00	0111\$	Shift 0
\$000	111\$	Shift 1
\$0001	11\$	reduce $S \rightarrow OI$
\$00S	11\$	Shift 1
\$00OSI	1\$	reduce $S \rightarrow OSI$
\$0S	1\$	Shift 1
\$OSI	\$	reduce $S \rightarrow OSI$
\$S	\$	Success

3)  $S \rightarrow SS+ \mid SS* \mid a$   $inp: aaa*a++$

$S \rightarrow SS+$

~~$\Rightarrow$~~   $SSS++$

$\Rightarrow Ssa++$

$\Rightarrow SSa*att$

$\Rightarrow Ssa*att$

$\Rightarrow Saa*att$

$\Rightarrow aaa*att$

RSE	Handle	Action
aaa*a++	a	$S \rightarrow a$
Saa*a++	a	$S \rightarrow a$
SSa*att	a	$S \rightarrow a$
SSS*att	SS*	$S \rightarrow SS*$
SSa++	a	$S \rightarrow a$
SSS++	SS+	$S \rightarrow SS+$
SS+*	SS+	$S \rightarrow SS+$
S		

Stack	RSF	Action
\$	aa*a++\$	shift a
\$a	aa*a++\$	reduce $s \rightarrow a$
\$s	aa*a++\$	Shift a
\$sa	a*a++\$	reduce $s \rightarrow a$
\$ss	a*a++\$	Shift a
\$ssa	*a++\$	reduce $s \rightarrow a$
\$sss	*a++\$	Shift *
\$ss*	a++\$	reduce $s \rightarrow ss*$
\$ss	a++\$	Shift a
\$ssa	a++\$	reduce $s \rightarrow a$
\$ssa	o++\$	Shift +
\$ss+	+\$	reduce $s \rightarrow ss+$
\$ss	+\$	Shift +
\$ss+	\$	reduce $s \rightarrow ss+$
\$s	\$	Success

# Types of conflicts in shift-reduce parsers

## Conflicts during shifts-Reduce parsing.

There are CFG's for which shift-reduce parsing cannot be used. Every shift-reduce parser for such a grammar can reach a configuration in which the parser, knowing the entire stack contents & the next input symbol

### Types:

i) shift/reduce conflict:

→ Cannot decide whether to shift or to reduce  
Called shift-reduce conflict

ii) reduce/reduce conflict:

→ Cannot decide ~~whether~~ which of several reductions to make  
Called reduce-reduce conflicts

eg: Consider the grammar

$$E \rightarrow E+E$$

$$| E-E$$

$$| NUM$$

IID

$$\text{inp: } 2+3*4$$

No.	Stacks	operation/grammar
1	2 NUM	shift 2
2	E	reduce $E \rightarrow NUM$
3	E+	shift +
4	E+3	shift 3
5	E+E	reduce $E \rightarrow NUM$
6	E	reduce $E \rightarrow E+E$ <u>or</u> shift *

ie Shift-reduce conflict

~~$$E \rightarrow T$$

$$T \rightarrow id$$

$$F \rightarrow id$$~~

id:

$a) a^2$   
 $b) b^2$

eg 2) An ambiguous grammar can never be LR. For eg:

Consider the dangling-else grammar

$stmt \rightarrow \text{if } expr \text{ then } stmt$   
 $\quad \quad \quad | \text{if } expr \text{ then } stmt \text{ else } stmt$   
 $\quad \quad \quad | \text{other}$

If we have a shift-reduce parser in configuration

STACK: ...if expr then stmt  
 INPUT: else...\$

→ We cannot tell whether if expr then stmt is the handle, no matter what happens below it on the stack, here there is a shift/reduce conflict. Depending on what follows the else on the input, it might be correct to reduce if expr then stmt to stmt, or it might be correct to shift else then to look for another stmt to complete the alternative if expr then stmt else stmt.

- eg 3)
- (1)  $stmt \rightarrow id(\text{parameter\_list})$
  - (2)  $stmt \rightarrow expr := expr$
  - (3)  $parameter\_list \rightarrow parameter\_list, parameter$
  - (4)  $parameter\_list \rightarrow parameter$
  - (5)  $parameter \rightarrow id$
  - (6)  $expr \rightarrow id(\text{expr\_list})$
  - (7)  $expr \rightarrow id$
  - (8)  $expr\_list \rightarrow expr\_list, expr$
  - (9)  $expr\_list \rightarrow expr$



or in the configuration above. In the former case, we choose reduction by production (5); in the latter case by production (7). Notice how the symbol third from the top of the stack determines the reduction to be made, even though it is not involved in the reduction. Shift-reduce parsing can utilize information far down in the stack to guide the parse.  $\square$

#### 4.6 OPERATOR-PRECEDENCE PARSING

The largest class of grammars for which shift-reduce parsers can be built successfully – the LR grammars – will be discussed in Section 4.7. However, for a small but important class of grammars we can easily construct efficient shift-reduce parsers by hand. These grammars have the property (among other essential requirements) that no production right side is  $\epsilon$  or has two adjacent nonterminals. A grammar with the latter property is called an *operator grammar*.

**Example 4.27.** The following grammar for expressions

$$\begin{aligned} E &\rightarrow EAE \mid (E) \mid -E \mid \text{id} \\ A &\rightarrow + \mid - \mid * \mid / \mid \uparrow \end{aligned}$$

is not an operator grammar, because the right side  $EAE$  has two (in fact three) consecutive nonterminals. However, if we substitute for  $A$  each of its alternatives, we obtain the following operator grammar:

$$E \rightarrow E+E \mid E-E \mid E * E \mid E / E \mid E \uparrow E \mid (E) \mid -E \mid \text{id} \quad (4.17)$$

We now describe an easy-to-implement parsing technique called operator-precedence parsing. Historically, the technique was first described as a manipulation on tokens without any reference to an underlying grammar. In fact, once we finish building an operator-precedence parser from a grammar, we may effectively ignore the grammar, using the nonterminals on the stack only as placeholders for attributes associated with the nonterminals.

As a general parsing technique, operator-precedence parsing has a number of disadvantages. For example, it is hard to handle tokens like the minus sign, which has two different precedences (depending on whether it is unary or binary). Worse, since the relationship between a grammar for the language being parsed and the operator-precedence parser itself is tenuous, one cannot always be sure the parser accepts exactly the desired language. Finally, only a small class of grammars can be parsed using operator-precedence techniques.

Nevertheless, because of its simplicity, numerous compilers using operator-precedence parsing techniques for expressions have been built successfully. Often these parsers use recursive descent, described in Section 4.4, for statements and higher-level constructs. Operator-precedence parsers have even been built for entire languages.

In operator-precedence parsing, we define three disjoint *precedence relations*,  $<$ ,  $\hat{=}$ , and  $>$ , between certain pairs of terminals. These precedence relations guide the selection of handles and have the following meanings:

RELATION	MEANING
$a < \cdot b$	$a$ "yields precedence to" $b$
$a \dot{=} b$	$a$ "has the same precedence as" $b$
$a \cdot > b$	$a$ "takes precedence over" $b$

We should caution the reader that while these relations may appear similar to the arithmetic relations "less than," "equal to," and "greater than," the precedence relations have quite different properties. For example, we could have  $a < \cdot b$  and  $a \cdot > b$  for the same language, or we might have none of  $a < \cdot b$ ,  $a \dot{=} b$ , and  $a \cdot > b$  holding for some terminals  $a$  and  $b$ .

There are two common ways of determining what precedence relations should hold between a pair of terminals. The first method we discuss is intuitive and is based on the traditional notions of associativity and precedence of operators. For example, if  $*$  is to have higher precedence than  $+$ , we make  $+ < \cdot *$  and  $* \cdot > +$ . This approach will be seen to resolve the ambiguities of grammar (4.17), and it enables us to write an operator-precedence parser for it (although the unary minus sign causes problems).

2) The second method of selecting operator-precedence relations is first to construct an unambiguous grammar for the language, a grammar that reflects the correct associativity and precedence in its parse trees. This job is not difficult for expressions; the syntax of expressions in Section 2.2 provides the paradigm. For the other common source of ambiguity, the dangling *else*, grammar (4.9) is a useful model. Having obtained an unambiguous grammar, there is a mechanical method for constructing operator-precedence relations from it. These relations may not be disjoint, and they may parse a language other than that generated by the grammar, but with the standard sorts of arithmetic expressions, few problems are encountered in practice. We shall not discuss this construction here; see Aho and Ullman [1972b].

### Using Operator-Precedence Relations

The intention of the precedence relations is to delimit the handle of a right-sentential form, with  $< \cdot$  marking the left end,  $\dot{=}$  appearing in the interior of the handle, and  $\cdot >$  marking the right end. To be more precise, suppose we have a right-sentential form of an operator grammar. The fact that no adjacent nonterminals appear on the right sides of productions implies that no right-sentential form will have two adjacent nonterminals either. Thus, we may write the right-sentential form as  $\beta_0 a_1 \beta_1 \cdots a_n \beta_n$ , where each  $\beta_i$  is either  $\epsilon$  (the empty string) or a single nonterminal, and each  $a_i$  is a single terminal.

Suppose that between  $a_i$  and  $a_{i+1}$  exactly one of the relations  $< \cdot$ ,  $\dot{=}$ , and  $\cdot >$  holds. Further, let us use  $\$$  to mark each end of the string, and define  $\$ < \cdot b$  and  $b \cdot > \$$  for all terminals  $b$ . Now suppose we remove the nonterminals from the string and place the correct relation  $< \cdot$ ,  $\dot{=}$ , or  $\cdot >$ , between each

pair of terminals and between the endmost terminals and the \$'s marking the ends of the string. For example, suppose we initially have the right-sentential form  $id + id * id$  and the precedence relations are those given in Fig. 4.23. These relations are some of those that we would choose to parse according to grammar (4.17).

	id	+	*	\$
id		$\cdot >$	$\cdot >$	$\cdot >$
+	$< \cdot$	$\cdot >$	$< \cdot$	$\cdot >$
*	$< \cdot$	$\cdot >$	$\cdot >$	$\cdot >$
\$	$< \cdot$	$< \cdot$	$< \cdot$	

Fig. 4.23. Operator-precedence relations.

Then the string with the precedence relations inserted is:

$$\$ < \cdot id \cdot > + < \cdot id \cdot > * < \cdot id \cdot > \$ \quad (4.18)$$

For example,  $< \cdot$  is inserted between the leftmost \$ and  $id$  since  $< \cdot$  is the entry in row \$ and column  $id$ . The handle can be found by the following process.

1. Scan the string from the left end until the first  $\cdot >$  is encountered. In (4.18) above, this occurs between the first  $id$  and  $+$ .
2. Then scan backwards (to the left) over any '='s until a  $< \cdot$  is encountered. In (4.18), we scan backwards to \$.
3. The handle contains everything to the left of the first  $\cdot >$  and to the right of the  $< \cdot$  encountered in step (2), including any intervening or surrounding nonterminals. (The inclusion of surrounding nonterminals is necessary so that two adjacent nonterminals do not appear in a right-sentential form.) In (4.18), the handle is the first  $id$ .

If we are dealing with grammar (4.17), we then reduce  $id$  to  $E$ . At this point we have the right-sentential form  $E + id * id$ . After reducing the two remaining  $id$ 's to  $E$  by the same steps, we obtain the right-sentential form  $E + E * E$ . Consider now the string  $\$ + * \$$  obtained by deleting the nonterminals. Inserting the precedence relations, we get

$$\$ < \cdot + < \cdot * \cdot > \$$$

indicating that the left end of the handle lies between  $+$  and  $*$  and the right end between  $*$  and  $\$$ . These precedence relations indicate that, in the right-sentential form  $E + E * E$ , the handle is  $E * E$ . Note how the  $E$ 's surrounding the  $*$  become part of the handle.

Since the nonterminals do not influence the parse, we need not worry about distinguishing among them. A single marker "nonterminal" can be kept on



the stack of a shift-reduce parser to indicate placeholders for attribute values.

It may appear from the discussion above that the entire right-sentential form must be scanned at each step to find the handle. Such is not the case if we use a stack to store the input symbols already seen and if the precedence relations are used to guide the actions of a shift-reduce parser. If the precedence relation  $<$  or  $=$  holds between the topmost terminal symbol on the stack and the next input symbol, the parser shifts; it has not yet found the right end of the handle. If the relation  $>$  holds, a reduction is called for. At this point the parser has found the right end of the handle, and the precedence relations can be used to find the left end of the handle in the stack.

If no precedence relation holds between a pair of terminals (indicated by a blank entry in Fig. 4.23), then a syntactic error has been detected and an error recovery routine must be invoked, as discussed later in this section. The above ideas can be formalized by the following algorithm.

**Algorithm 4.5.** Operator-precedence parsing algorithm.

*Input.* An input string  $w$  and a table of precedence relations.

*Output.* If  $w$  is well formed, a *skeletal* parse tree, with a placeholder nonterminal  $E$  labeling all interior nodes; otherwise, an error indication.

*Method.* Initially, the stack contains  $\$$  and the input buffer the string  $w\$$ . To parse, we execute the program of Fig. 4.24.  $\square$

```

(1) set  $ip$  to point to the first symbol of  $w\$$ ;
(2) repeat forever
(3)   if  $\$$  is on top of the stack and  $ip$  points to  $\$$  then
(4)     return
      else begin
(5)       let  $a$  be the topmost terminal symbol on the stack
           and let  $b$  be the symbol pointed to by  $ip$ ;
(6)       if  $a < b$  or  $a = b$  then begin
(7)         push  $b$  onto the stack;
(8)         advance  $ip$  to the next input symbol;
           end;
(9)       else if  $a > b$  then /* reduce */
(10)        repeat
(11)          pop the stack
(12)        until the top stack terminal is related by  $<$ 
           to the terminal most recently popped
(13)       else error()
      end
end

```

Fig. 4.24. Operator-precedence parsing algorithm.

### Operator-Precedence Relations from Associativity and Precedence

We are always free to create operator-precedence relations any way we see fit and hope that the operator-precedence parsing algorithm will work correctly when guided by them. For a language of arithmetic expressions such as that generated by grammar (4.17) we can use the following heuristic to produce a proper set of precedence relations. Note that grammar (4.17) is ambiguous, and right-sentential forms could have many handles. Our rules are designed to select the "proper" handles to reflect a given set of associativity and precedence rules for binary operators.

1. If operator  $\theta_1$  has higher precedence than operator  $\theta_2$ , make  $\theta_1 \cdot > \theta_2$  and  $\theta_2 < \cdot \theta_1$ . For example, if  $*$  has higher precedence than  $+$ , make  $* \cdot > +$  and  $+ < \cdot *$ . These relations ensure that, in an expression of the form  $E + E * E + E$ , the central  $E * E$  is the handle that will be reduced first.
2. If  $\theta_1$  and  $\theta_2$  are operators of equal precedence (they may in fact be the same operator), then make  $\theta_1 \cdot > \theta_2$  and  $\theta_2 \cdot > \theta_1$  if the operators are left-associative, or make  $\theta_1 < \cdot \theta_2$  and  $\theta_2 < \cdot \theta_1$  if they are right-associative. For example, if  $+$  and  $-$  are left-associative, then make  $+ \cdot > +$ ,  $+ \cdot > -$ ,  $- \cdot > -$ , and  $- \cdot > +$ . If  $\dagger$  is right associative, then make  $\dagger < \cdot \dagger$ . These relations ensure that  $E - E + E$  will have handle  $E - E$  selected and  $E \dagger E \dagger E$  will have the last  $E \dagger E$  selected.
3. Make  $\theta < \cdot \text{id}$ ,  $\text{id} \cdot > \theta$ ,  $\theta < \cdot ($ ,  $( < \cdot \theta$ ,  $) \cdot > \theta$ ,  $\theta \cdot > )$ ,  $\theta \cdot > \$$ , and  $\$ < \cdot \theta$  for all operators  $\theta$ . Also, let

$$\begin{array}{lll}
 ( \doteq ) & \$ < \cdot ( & \$ < \cdot \text{id} \\
 ( < \cdot ( & \text{id} \cdot > \$ & ) \cdot > \$ \\
 ( < \cdot \text{id} & \text{id} \cdot > ) & ) \cdot > )
 \end{array}$$

These rules ensure that both  $\text{id}$  and  $(E)$  will be reduced to  $E$ . Also,  $\$$  serves as both the left and right endmarker, causing handles to be found between  $\$$ 's wherever possible.

**Example 4.28.** Figure 4.25 contains the operator-precedence relations for grammar (4.17), assuming

1.  $\dagger$  is of highest precedence and right-associative,
2.  $*$  and  $/$  are of next highest precedence and left-associative, and
3.  $+$  and  $-$  are of lowest precedence and left-associative,

(Blanks denote error entries.) The reader should try out the table to see that it works correctly, ignoring problems with unary minus for the moment. Try the table on the input  $\text{id} * (\text{id} \dagger \text{id}) - \text{id} / \text{id}$ , for example.  $\square$

	+	-	*	/	↑	id	(	)	\$
+	·>	·>	<·	<·	<·	<·	<·	<·	>·
-	·>	·>	<·	<·	<·	<·	<·	<·	>·
*	·>	·>	·>	<·	<·	<·	<·	<·	>·
/	·>	·>	·>	·>	<·	<·	<·	<·	>·
↑	·>	·>	·>	·>	·>	<·	<·	<·	>·
id	·>	·>	·>	·>	·>	·>	<·	<·	>·
(	<·	<·	<·	<·	<·	<·	<·	·>	>·
)	·>	·>	·>	·>	·>	·>	·>	·>	<·
\$	<·	<·	<·	<·	<·	<·	<·	<·	·>

Fig. 4.25. Operator-precedence relations.

### Handling Unary Operators

If we have a unary operator such as  $\sim$  (logical negation), which is not also a binary operator, we can incorporate it into the above scheme for creating operator-precedence relations. Supposing  $\sim$  to be a unary prefix operator, we make  $\theta < \sim$  for any operator  $\theta$ , whether unary or binary. We make  $\sim > \theta$  if  $\sim$  has higher precedence than  $\theta$  and  $\sim < \theta$  if not. For example, if  $\sim$  has higher precedence than  $\&$ , and  $\&$  is left-associative, we would group  $E \& \sim E \& E$  as  $(E \& (\sim E)) \& E$ , by these rules. The rule for unary postfix operators is analogous.

The situation changes when we have an operator like the minus sign  $-$  that is both unary prefix and binary infix. Even if we give unary and binary minus the same precedence, the table of Fig. 4.25 will fail to parse strings like  $\text{id} * - \text{id}$  correctly. The best approach in this case is to use the lexical analyzer to distinguish between unary and binary minus, by having it return a different token when it sees unary minus. Unfortunately, the lexical analyzer cannot use lookahead to distinguish the two; it must remember the previous token. In Fortran, for example, a minus sign is unary if the previous token was an operator, a left parenthesis, a comma, or an assignment symbol.

### Precedence Functions

Compilers using operator-precedence parsers need not store the table of precedence relations. In most cases, the table can be encoded by two *precedence functions*  $f$  and  $g$  that map terminal symbols to integers. We attempt to select  $f$  and  $g$  so that, for symbols  $a$  and  $b$ ,

1.  $f(a) < g(b)$  whenever  $a < \cdot b$ ,
2.  $f(a) = g(b)$  whenever  $a \doteq b$ , and
3.  $f(a) > g(b)$  whenever  $a \cdot > b$ .

Thus the precedence relation between  $a$  and  $b$  can be determined by a

numerical comparison between  $f(a)$  and  $g(b)$ . Note, however, that error entries in the precedence matrix are obscured, since one of (1), (2), or (3) holds no matter what  $f(a)$  and  $g(b)$  are. The loss of error detection capability is generally not considered serious enough to prevent the using of precedence functions where possible; errors can still be caught when a reduction is called for and no handle can be found.

Not every table of precedence relations has precedence functions to encode it, but in practical cases the functions usually exist.

**Example 4.29.** The precedence table of Fig. 4.25 has the following pair of precedence functions,

	+	-	*	/	↑	(	)	id	\$
$f$	2	2	4	4	4	0	6	6	0
$g$	1	1	3	3	5	5	0	5	0

For example,  $* < \cdot \text{id}$ , and  $f(*) < g(\text{id})$ . Note that  $f(\text{id}) > g(\text{id})$  suggests that  $\text{id} \cdot \text{id}$ ; but, in fact, no precedence relation holds between  $\text{id}$  and  $\text{id}$ . Other error entries in Fig. 4.25 are similarly replaced by one or another precedence relation.  $\square$

A simple method for finding precedence functions for a table, if such functions exist, is the following.

**Algorithm 4.6.** Constructing precedence functions.

*Input.* An operator precedence matrix.

*Output.* Precedence functions representing the input matrix, or an indication that none exist.

*Method.*

1. Create symbols  $f_a$  and  $g_a$  for each  $a$  that is a terminal or  $\$$ .
2. Partition the created symbols into as many groups as possible, in such a way that if  $a \doteq b$ , then  $f_a$  and  $g_b$  are in the same group. Note that we may have to put symbols in the same group even if they are not related by  $\doteq$ . For example, if  $a \doteq b$  and  $c \doteq b$ , then  $f_a$  and  $f_c$  must be in the same group, since they are both in the same group as  $g_b$ . If, in addition,  $c \doteq d$ , then  $f_a$  and  $g_d$  are in the same group even though  $a \doteq d$  may not hold.
3. Create a directed graph whose nodes are the groups found in (2). For any  $a$  and  $b$ , if  $a < \cdot b$ , place an edge from the group of  $g_b$  to the group of  $f_a$ . If  $a \cdot > b$ , place an edge from the group of  $f_a$  to that of  $g_b$ . Note that an edge or path from  $f_a$  to  $g_b$  means that  $f(a)$  must exceed  $g(b)$ ; a path from  $g_b$  to  $f_a$  means that  $g(b)$  must exceed  $f(a)$ .
4. If the graph constructed in (3) has a cycle, then no precedence functions exist. If there are no cycles, let  $f(a)$  be the length of the longest path

beginning at the group of  $f_a$ ; let  $g(a)$  be the length of the longest path from the group of  $g_a$ .  $\square$

**Example 4.30.** Consider the matrix of Fig. 4.23. There are no  $\equiv$  relationships, so each symbol is in a group by itself. Figure 4.26 shows the graph constructed using Algorithm 4.6.




Fig. 4.26. Graph representing precedence functions.

There are no cycles, so precedence functions exist. As  $f_*$  and  $g_*$  have no out-edges,  $f(*) = g(*) = 0$ . The longest path from  $g_+$  has length 1, so  $g(+)$  = 1. There is a path from  $g_{id}$  to  $f_+$  to  $g_+$  to  $f_+$  to  $g_+$  to  $f_*$ , so  $g(id)$  = 5. The resulting precedence functions are:

	+	*	id	\$
f	2	4	4	0
g	1	3	5	0

$\square$

### Error Recovery in Operator-Precedence Parsing

There are two points in the parsing process at which an operator-precedence parser can discover syntactic errors:

1. If no precedence relation holds between the terminal on top of the stack and the current input.<sup>1</sup>
2. If a handle has been found, but there is no production with this handle as a right side.

Recall that the operator-precedence parsing algorithm (Algorithm 4.5) appears to reduce handles composed of terminals only. However, while nonterminals

<sup>1</sup> In compilers using precedence functions to represent the precedence tables, this source of error detection may be unavailable.

are treated anonymously, they still have places held for them on the parsing stack. Thus when we talk in (2) above about a handle matching a production's right side, we mean that the terminals are the same and the positions occupied by nonterminals are the same.

We should observe that, besides (1) and (2) above, there are no other points at which errors could be detected. When scanning down the stack to find the left end of the handle in steps (10-12) of Fig. 4.24, the operator-precedence parsing algorithm, we are sure to find a  $<\cdot$  relation, since \$ marks the bottom of stack and is related by  $<\cdot$  to any symbol that could appear immediately above it on the stack. Note also that we never allow adjacent symbols on the stack in Fig. 4.24 unless they are related by  $<\cdot$  or  $\doteq$ . Thus steps (10-12) must succeed in making a reduction.

Just because we find a sequence of symbols  $a <\cdot b_1 \doteq b_2 \doteq \dots \doteq b_k$  on the stack, however, does not mean that  $b_1 b_2 \dots b_k$  is the string of terminal symbols on the right side of some production. We did not check for this condition in Fig. 4.24, but we clearly can do so, and in fact we must do so if we wish to associate semantic rules with reductions. Thus we have an opportunity to detect errors in Fig. 4.24, modified at steps (10-12) to determine what production is the handle in a reduction.

#### *Handling Errors During Reductions*

We may divide the error detection and recovery routine into several pieces. One piece handles errors of type (2). For example, this routine might pop symbols off the stack just as in steps (10-12) of Fig. 4.24. However, as there is no production to reduce by, no semantic actions are taken; a diagnostic message is printed instead. To determine what the diagnostic should say, the routine handling case (2) must decide what production the right side being popped "looks like." For example, suppose  $abc$  is popped, and there is no production right side consisting of  $a$ ,  $b$  and  $c$  together with zero or more nonterminals. Then we might consider if deletion of one of  $a$ ,  $b$ , and  $c$  yields a legal right side (nonterminals omitted). For example, if there were a right side  $aEcE$ , we might issue the diagnostic

illegal  $b$  on line (line containing  $b$ )

We might also consider changing or inserting a terminal. Thus if  $abEdc$  were a right side, we might issue a diagnostic

missing  $d$  on line (line containing  $c$ )

We may also find that there is a right side with the proper sequence of terminals, but the wrong pattern of nonterminals. For example, if  $abc$  is popped off the stack with no intervening or surrounding nonterminals, and  $abc$  is not a right side but  $aEbc$  is, we might issue a diagnostic

missing  $E$  on line (line containing  $b$ )

Here  $E$  stands for an appropriate syntactic category represented by nonterminal  $E$ . For example, if  $a$ ,  $b$ , or  $c$  is an operator, we might say "expression;" if  $a$  is a keyword like *if*, we might say "conditional."

In general, the difficulty of determining appropriate diagnostics when no legal right side is found depends upon whether there are a finite or infinite number of possible strings that could be popped in lines (10-12) of Fig. 4.24. Any such string  $b_1 b_2 \cdots b_k$  must have  $\doteq$  relations holding between adjacent symbols, so  $b_1 \doteq b_2 \doteq \cdots \doteq b_k$ . If an operator precedence table tells us that there are only a finite number of sequences of terminals related by  $\doteq$ , then we can handle these strings on a case-by-case basis. For each such string  $x$  we can determine in advance a minimum-distance legal right side  $y$  and issue a diagnostic implying that  $x$  was found when  $y$  was intended.

It is easy to determine all strings that could be popped from the stack in steps (10-12) of Fig. 4.24. These are evident in the directed graph whose nodes represent the terminals, with an edge from  $a$  to  $b$  if and only if  $a \doteq b$ . Then the possible strings are the labels of the nodes along paths in this graph. Paths consisting of a single node are possible. However, in order for a path  $b_1 b_2 \cdots b_k$  to be "poppable" on some input, there must be a symbol  $a$  (possibly  $\$$ ) such that  $a < b_1$ . Call such a  $b_1$  *initial*. Also, there must be a symbol  $c$  (possibly  $\$$ ) such that  $b_k > c$ . Call  $b_k$  *final*. Only then could a reduction be called for and  $b_1 b_2 \cdots b_k$  be the sequence of symbols popped. If the graph has a path from an initial to a final node containing a cycle, then there are an infinity of strings that might be popped; otherwise, there are only a finite number.




Fig. 4.27. Graph for precedence matrix of Fig. 4.25.

**Example 4.31.** Let us reconsider grammar (4.17):

$$E \rightarrow E+E \mid E-E \mid E * E \mid E / E \mid E \dagger E \mid (E) \mid -E \mid \text{id}$$

The precedence matrix for this grammar was shown in Fig. 4.25, and its graph is given in Fig. 4.27. There is only one edge, because the only pair related by  $\doteq$  is the left and right parenthesis. All but the right parenthesis are initial, and all but the left parenthesis are final. Thus the only paths from an initial to a final node are the paths  $+$ ,  $-$ ,  $*$ ,  $/$ ,  $\text{id}$ , and  $\dagger$  of length one, and the path from  $($  to  $)$  of length two. There are but a finite number, and each corresponds to the terminals of some production's right side in the grammar. Thus the error checker for reductions need only check that the proper set of

nonterminal markers appears among the terminal strings being reduced. Specifically, the checker does the following:

1. If  $+$ ,  $-$ ,  $*$ ,  $/$ , or  $\uparrow$  is reduced, it checks that nonterminals appear on both sides. If not, it issues the diagnostic

missing operand

2. If  $\text{id}$  is reduced, it checks that there is no nonterminal to the right or left. If there is, it can warn

missing operator

3. If  $( )$  is reduced, it checks that there is a nonterminal between the parentheses. If not, it can say

no expression between parentheses

Also it must check that no nonterminal appears on either side of the parentheses. If one does, it issues the same diagnostic as in (2).  $\square$

If there are an infinity of strings that may be popped, error messages cannot be tabulated on a case-by-case basis. We might use a general routine to determine whether some production right side is close (say distance 1 or 2, where distance is measured in terms of tokens, rather than characters, inserted, deleted, or changed) to the popped string and if so, issue a specific diagnostic on the assumption that that production was intended. If no production is close to the popped string, we can issue a general diagnostic to the effect that "something is wrong in the current line."

#### *Handling Shift/Reduce Errors*

We must now discuss the other way in which the operator-precedence parser detects errors. When consulting the precedence matrix to decide whether to shift or reduce (lines (6) and (9) of Fig. 4.24), we may find that no relation holds between the top stack symbol and the first input symbol. For example, suppose  $a$  and  $b$  are the two top stack symbols ( $b$  is at the top),  $c$  and  $d$  are the next two input symbols, and there is no precedence relation between  $b$  and  $c$ . To recover, we must modify the stack, input or both. We may change symbols, insert symbols onto the input or stack, or delete symbols from the input or stack. If we insert or change, we must be careful that we do not get into an infinite loop, where, for example, we perpetually insert symbols at the beginning of the input without being able to reduce or to shift any of the inserted symbols.

One approach that will assure us no infinite loops is to guarantee that after recovery the current input symbol can be shifted (if the current input is  $\$,$  guarantee that no symbol is placed on the input, and the stack is eventually shortened). For example, given  $ab$  on the stack and  $cd$  on the input, if  $a \preceq c^2$

<sup>2</sup> We use  $\preceq$  to mean  $<$  or  $=$ .



we might pop  $b$  from the stack. Another choice is to delete  $c$  from the input if  $b \leq d$ . A third choice is to find a symbol  $e$  such that  $b \leq e \leq c$  and insert  $e$  in front of  $c$  on the input. More generally, we might insert a string of symbols such that

$$b \leq e_1 \leq e_2 \leq \dots \leq e_n \leq c$$

if a single symbol for insertion could not be found. The exact action chosen should reflect the compiler designer's intuition regarding what error is likely in each case.

For each blank entry in the precedence matrix we must specify an error-recovery routine; the same routine could be used in several places. Then when the parser consults the entry for  $a$  and  $b$  in step (6) of Fig. 4.24, and no precedence relation holds between  $a$  and  $b$ , it finds a pointer to the error-recovery routine for this error.

**Example 4.32.** Consider the precedence matrix of Fig. 4.25 again. In Fig. 4.28, we show the rows and columns of this matrix that have one or more blank entries, and we have filled in these blanks with the names of error handling routines.

	id	(	)	\$
id	e3	e3	>	>
(	<	<	=	e4
)	e3	e3	>	>
\$	<	<	e2	e1

Fig. 4.28. Operator-precedence matrix with error entries.

The substance of these error handling routines is as follows:

- e1: /\* called when whole expression is missing \*/  
insert id onto the input  
issue diagnostic: "missing operand"
- e2: /\* called when expression begins with a right parenthesis \*/  
delete ) from the input  
issue diagnostic: "unbalanced right parenthesis"
- e3: /\* called when id or ) is followed by id or ( \*/  
insert + onto the input  
issue diagnostic: "missing operator"
- e4: /\* called when expression ends with a left parenthesis \*/  
pop ( from the stack  
issue diagnostic: "missing right parenthesis"

Let us consider how this error-handling mechanism would treat the

erroneous input  $id + )$ . The first actions taken by the parser are to shift  $id$ , reduce it to  $E$  (we again use  $E$  for anonymous nonterminals on the stack), and then to shift the  $+$ . We now have configuration

STACK	INPUT
$\$E+$	$)\$$

Since  $+ \rightarrow )$  a reduction is called for, and the handle is  $+$ . The error checker for reductions is required to inspect for  $E$ 's to left and right. Finding one missing, it issues the diagnostic

missing operand

and does the reduction anyway.

Our configuration is now

$\$E$	$)\$$
-------	-------

There is no precedence relation between  $\$$  and  $)$ , and the entry in Fig. 4.28 for this pair of symbols is  $e2$ . Routine  $e2$  causes diagnostic

unbalanced right parenthesis

to be printed and removes the right parenthesis from the input. We are now left with the final configuration for the parser.

$\$E$	$\$$	□
-------	------	---

#### 4.7 LR PARSERS

This section presents an efficient, bottom-up syntax analysis technique that can be used to parse a large class of context-free grammars. The technique is called LR( $k$ ) parsing; the "L" is for left-to-right scanning of the input, the "R" for constructing a rightmost derivation in reverse, and the  $k$  for the number of input symbols of lookahead that are used in making parsing decisions. When ( $k$ ) is omitted,  $k$  is assumed to be 1. LR parsing is attractive for a variety of reasons.

- LR parsers can be constructed to recognize virtually all programming-language constructs for which context-free grammars can be written.
- The LR parsing method is the most general nonbacktracking shift-reduce parsing method known, yet it can be implemented as efficiently as other shift-reduce methods.
- The class of grammars that can be parsed using LR methods is a proper superset of the class of grammars that can be parsed with predictive parsers.
- An LR parser can detect a syntactic error as soon as it is possible to do so on a left-to-right scan of the input.

handle - substring that match the right side of the prod  
 CLASSMATE  
 DATE  
 PAGE

Shift Reduce Process:

Stack	RSP	Action
\$	000111	shift 01
\$01	0011	reduce $s \rightarrow 01$
\$s	0011	

27/04/18: Conflict in shift reduce parsing:

1. Shift Reduce conflict — example:
2. Reduce-Reduce conflict

↓  
 2 productions with same production on the right


Stack	RSP	Action
\$	iet ses \$	
\$iet s	est	shift else
\$		reduce they

$S \rightarrow id$   
 $P \rightarrow id$   
 } Parser doesn't know either id should be reduced to S or P.

Operator precedence Parsers:

Grammar G is operator grammar iff:

- i) No  $\epsilon$  production
- ii) No two adjacent non-terminals.



EX:  $E \rightarrow EA E \mid id$  } not a OG  
 $A \rightarrow * \mid +$   
 $E \rightarrow E + E \mid E * E \mid id$  ✓ OG.

Steps for operator precedence parsing:

Problems:

1. Check whether the given grammar is operator grammar or not. possible try to convert.
2. Generate operator relation table
3. Parse the input string
4. Construct the parse tree.

Problem:

- v Construct the operator precedence parser for the given grammar and parse the given input string.

$$E \rightarrow EAE \mid id$$

$$A \rightarrow + \mid *$$

- (i) Converting to operator grammar

$$E \rightarrow E + E \mid E * E \mid id.$$

- (ii) Operator Relation Table:

Assumption: identifier - highest precedence

Right associative

$\times$  - left associative ( $\rightarrow$ )

( $\leftarrow$ )


$+$  - left associative

$\$$  - least precedence

	id	+	*	\$
id	-	$\rightarrow$	$\rightarrow$	$\rightarrow$
+	$\leftarrow$	$\rightarrow$	$\leftarrow$	$\rightarrow$
*	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
\$	$\leftarrow$	$\leftarrow$	$\leftarrow$	-

Accept

(iv)



- (iii) Parse the input string.

Stack	input	Relation	Action
\$	id + id * id \$	$\leftarrow$	push id
\$ id	+ id * id \$	$\rightarrow$	pop id
\$ +	+ id * id \$	$\leftarrow$	push +
\$ +	id * id \$	$\leftarrow$	push id
\$ + id	* id \$	$\rightarrow$	pop id
\$ +	* id \$	$\leftarrow$	push *
\$ + *	id \$	$\leftarrow$	push id
\$ + * id	\$	$\rightarrow$	pop id
\$ + *	\$	$\rightarrow$	pop *
\$ +	\$	$\rightarrow$	pop +
\$	\$	-	Accept



02/04/18

$E \rightarrow E + E \mid E * E \mid E / E \mid E \uparrow E \mid (E) \mid id$

input:  $id * (id \uparrow id) - id / id$

i) It is an OG

ii) Generate relation table

- id - highest precedence
- ( ) - right associative
- $\uparrow$  - right associative
- $*$  / - left associative
- + -  $\rightarrow$  left associative
- $\dagger$  - least precedence

	id	+	-	*	/	$\uparrow$	(	)	$\dagger$
id	-	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	-	$\rightarrow$	$\rightarrow$
+	$\leftarrow$	$\rightarrow$	$\rightarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
-	$\leftarrow$	$\rightarrow$	$\rightarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
*	$\leftarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
/	$\leftarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
$\uparrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\leftarrow$	$\leftarrow$	$\rightarrow$	$\rightarrow$
(	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\equiv$	-
)	-	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	$\rightarrow$	-	$\rightarrow$	$\rightarrow$
$\dagger$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	-	Accept

iii) Parse input:

Stack	input	Relation	Action
$\dagger$	$id * (id \uparrow id) id / id \dagger$	$\leftarrow$	push id
$\dagger id$	$* (id \uparrow id) - id / id \dagger$	$\rightarrow$	pop id
$\dagger$	$* (id \uparrow id) - id / id \dagger$	$\leftarrow$	push *
$\dagger *$	$(id \uparrow id) - id / id \dagger$	$\leftarrow$	push (
$\dagger *($	$id \uparrow id) - id / id \dagger$	$\leftarrow$	push id
$\dagger *(id$	$\uparrow id) - id / id \dagger$	$\rightarrow$	pop id
$\dagger *($	$\uparrow id) - id / id \dagger$	$\leftarrow$	push $\uparrow$
$\dagger *( \uparrow$	$id) - id / id \dagger$	$\leftarrow$	push id
$\dagger *( \uparrow id$	$) - id / id \dagger$	$\rightarrow$	pop id
$\dagger *( \uparrow$	$) - id / id \dagger$	$\rightarrow$	pop $\uparrow$
$\dagger *($	$) - id / id \dagger$	$\equiv$	push )
$\dagger *( )$	$- id / id \dagger$	$\rightarrow$	pop ), (
$\dagger *$	$- id / id \dagger$	$\rightarrow$	pop *

\$-	id/id \$	<	push id
\$-id	/id \$	>	pop id
\$-	/id \$	<	push /
\$-/	id \$	<	push id
\$-/id	\$	>	pop id
\$-/	\$	>	pop /
\$-	\$	>	pop -
\$	\$	-	Accept

Algorithm: Operator precedence parsing algorithm:

Input: An input string  $w$  and a table of precedence relations

Output: If  $w$  is well formed, a skeletal parse tree, with a placeholder non-terminal  $\epsilon$  labelling all interior nodes otherwise, an error indication.

Method: Initially the stack contains  $\$$  and the input buffer the input buffer the string  $w\$. To parse, we execute the program.$

1. Set input to point to the first symbol of  $w\$$
2. repeat forever.
3. if  $\$$  is on top of stack and  $ip$  points to  $\$$  then
4. return
5. Let  $a$  be the topmost terminal symbol on the stack and let  $b$  be the symbol pointed to by  $ip$ .
6. if  $a < b$  or  $a = b$  then begin
7. push  $b$  onto the stack
8. advance  $ip$  to next input symbol
- end;
9. else if  $a > b$  then
10. repeat
11. pop the stack over any of  $\epsilon$
12. until the top stack terminal is related by  $<$  to the terminal most recently popped
13. else error()

30/04/18

3.  $S \rightarrow (L) | a$

$L \rightarrow L, S | S$

i/p :  $(a, (a, a))$

if H is an OG

ii) Relation table:

a - highest

( - left

\$ - least

' - left

Note: Do remember to

put the relation

operator based

on associativity to

which one is evaluated


first. After parsing

we get the parse tree

	id	,	(	)	\$
id	-	>	-	>	>
,	<	-	<	>	>
(	<	<	<	=	-
)	-	>	-	>	>
\$	<	<	<	-	Accept

iii) Input is  $(a, (a, a)) \$$

Stack	Input	Relation	Action.
\$	$(a, (a, a)) \$$	<	Push (
\$(	$a, (a, a)) \$$	<	Push a
\$(a	$, (a, a)) \$$	>	Pop a
\$(	$, (a, a)) \$$	<	push ,
\$(,	$(a, a)) \$$	<	push (
\$(,(	$a, a)) \$$	<	push a
\$(,(a	$, a)) \$$	>	pop a
\$(,(	$, a)) \$$	<	<del>pop</del> push ,
\$(,(,	$a)) \$$	<	<del>push</del> push
\$(,(,(	$) ) \$$	>	<del>pop</del> pop
\$(,(,	$) ) \$$	>	<del>pop</del> pop
\$(,(	$) ) \$$	=	<del>push</del> push
\$(()	$) \$$	>	<del>pop</del> pop
\$(	$) \$$	>	pop ,
\$(	$) \$$	=	push )
\$(	$$$	>	pop (
\$(	$$$		Accept



Drawbacks of operator relation table:

- It is very difficult to handle tokens like ' $\_$ ' which has two precedence functions based on whether it is unary operator or binary operator.
- Only small class of grammars can be parsed.
- If we ever have 4 operators, then the no. of entries in the table are  $4 \times 4 = 16$  entries i.e. in general, if the number of operators are  $n$ , we need  $O(n^2)$  entries. To overcome this we go for operator precedence functions.

Operator precedence functions:

- The parser does not store relation table instead they make use of precedence functions which map the terminal symbols to integers.
- It uses two functions i.e.  $f_a$  and  $g_b$  for the symbols  $a$  and  $b$ .



- (Edge)
- (i) if  $a \rightarrow b$ , then there is an arrow from function  $f_a$  to function  $g_b$ .
  - (ii) if  $a \leftarrow b$ , then there is an edge from  $g_b$  to  $f_a$ .
  - (iii) If  $a \equiv b$  then  $f_a = g_b$  are in the same group. Note that even if they are not related by  $\equiv$  directly we group them together for example if  $a \equiv b$  and  $c \equiv b$  then  $f_a$  and  $f_c$  are in the same group, since they are both in the same group as  $g_b$ .
  - (iv) If the graph constructed has no cycle, then the precedence functions exist.
  - (v) Find the longest path in the function starting from terminal to  $\$$  i.e.  $f_a$  to  $\$$  and  $g_a$  to  $\$$ . Using these



Drawbars of operators relation table

Example:  $E \rightarrow E+E \mid E * E \mid id$

	id	+	*	\$
id	-	$\rightarrow$	$\rightarrow$	$\rightarrow$
+	$<$	$\rightarrow$	$\times$	$\rightarrow$
*	$<$	$\rightarrow$	$\rightarrow$	$\rightarrow$
\$	$<$	$<$	$<$	-



The longest path is

$fid \rightarrow q_+ \rightarrow f+ \rightarrow q_{+}$   
 $gid \rightarrow f_+ \rightarrow g_+ \rightarrow f_{+} \rightarrow q_{+}$

	id	+	*	\$
f	4	2	4	0
g	5	1	3	0

Advantages: lesser entries

disadvantages: For blank entries of relation tables we get non-blank entries in junction table i.e. we can't make out the errors during parsing

H.W Construct an operator precedence parser for the given grammar and parse an input string

(i)  $E \rightarrow E+E \mid E * E \mid (E) \mid id$  ip:  $(id + id * id)$ : it is an OG

(ii)  $E \rightarrow E + T \mid T$

$T \rightarrow T * V \mid V$

$V \rightarrow a \mid b \mid c \mid d$

input:  $a + b * c * d$

(ii) it is an OG

Relation table

	id	+	*	\$
id	-	$\rightarrow$	$\rightarrow$	$\rightarrow$
+	$<$	$\rightarrow$	$<$	$\rightarrow$

input  $a + b * c * d \#$

Stack	Input	Relation	Action
\$	$a + b * c * d \#$	$<$	push a
\$ a	$+ b * c * d \#$	$>$	pop a
\$	$+ b * c * d \#$	$<$	push +
\$ +	$b * c * d \#$	$<$	push b
\$ + b	$* c * d \#$	$>$	pop b
\$ +	$* c * d \#$	$<$	push *
\$ + *	$c * d \#$	$<$	push c
\$ + * c	$* d \#$	$>$	pop c
\$ + *	$* d \#$	$>$	pop *
\$ +	$* d \#$	$<$	push *
\$ + *	$d \#$	$<$	push d
\$ + * d	$\#$	$>$	pop d
\$ + *	$\#$	$>$	pop *
\$ +	$\#$	$>$	pop +
\$	$\#$	Accept	

(i)

Relation table	id	+	*	(	)	#	Stack	input	Relation	Action
id	-	$>$	$>$	-	$>$	$>$	\$	$(id + id * id) \#$	$<$	push (
+	$<$	$>$	$<$	$<$	$>$	$>$	\$(	$id + id * id) \#$	$<$	push id
*	$<$	$>$	$>$	$<$	$>$	$>$	\$(id	$+ id + id) \#$	$>$	pop id
(	$<$	$<$	$<$	$<$	$=$	-	\$( (	$+ id * id) \#$	$<$	push +
)	-	$>$	$>$	-	$>$	$>$	\$( (+	$id * id) \#$	$<$	push id
#	$<$	$<$	$<$	$<$	-	Accept	\$( (+id	$* id) \#$	$>$	pop id
							\$( (+	$* id) \#$	$<$	push *
							\$( (+ *	$id) \#$	$<$	push id
							\$( (+ * id	$) \#$	$>$	pop id
							\$( (+ *	$) \#$	$>$	pop *
							\$( (+	$) \#$	$>$	pop +
							\$( (	$) \#$	$=$	push )
							\$( ( )	$\#$	$>$	pop
							\$(	$\#$	Accept	

# UNIT - 5

## SYNTAX - DIRECTED TRANSLATION

### CONTENTS

- Syntax directed definitions
- Evaluation orders for SDD's
- Application of SDD
- SDD schemes.

### Syntax Directed Definitions:

A syntax directed definition in a context free grammar with attributes & rules. Attributes are associated with grammar symbols & rules with productions. If 'x' is a symbol, 'a' is one of attributes then we write  $X, a$  to denote value of 'a' at a particular parse tree. Attributes may be of many kinds: numbers, types, tables, references, strings, etc. . . .

Note  
Labelled  
X


- \* 2 types of attributes: 1) Synthesized attr
- 2) Inherited attr

\* Synthesized attr: A synth attr for a nonterminal A at a parse tree node N is defined by a semantic rule associated with the production at N. Note that the production must have A as its head. A synthesized attr at node N is defined only in terms of attribute values at the children of N & at N itself.


\* Inherited attr: An inherited attr for a nonterminal B at a parse tree node N is defined by a semantic rule associated with the production at the parent of N. Note that the production must have B as a symbol in its body. An inherited attr at node N is defined only

in terms of attr values at N's parent, N itself & N's sibling


NOTE: (1) Synthesized  $\left\{ \begin{array}{l} N \rightarrow \text{Node under consideration} \\ C \rightarrow \text{child} \end{array} \right.$



Case (i) Single child




Case (ii) Rightmost child




Case (iii) No child  
⇒ itself.

(2) Inherited  $\left\{ \begin{array}{l} P \rightarrow \text{parent} \\ C \rightarrow \text{node under consideration} \\ S \rightarrow \text{Sibling} \\ O \rightarrow \text{operator} \end{array} \right.$



Case (1) Sibling



Case (2): inherited from both parent & sibling.

(3) Terminals can have Synthesized attributes but not inherited attributes.

\* Attr of terminals have lexical value that are supplied by lexical analyzer.

\* Types of SDD: (1) S Attributed SDD  
(2) L Attributed SDD

(1) S-Attributed SDD

\* A SDD that involves only synthesized attr other it is called S'-attributed SDD

\* In S-Attributed SDD, each rule computes

an attribute for the terminal at the head of a production from attribute taken from body of production.

\* S-attributed SDD can be implemented naturally in conjunction with an LR parser / bottom up parser.

\* Annotated parse tree

A parse tree showing the value(s) of attribute(s) is called an annotated parse tree.

\* It is used in bottom-up parser

\* Order of evaluation is postorder traversal.

\* Example of S-attributed SDD.

Production	Semantic rules
1) $x \rightarrow ER$	$x.val = E.val$
2) $E \rightarrow E1 + T$	$E.val = E1.val + T.val$
3) $E \rightarrow T$	$E.val = T.val$
4) $T \rightarrow T1 * F$	$T.val = T1.val * F.val$
5) $T \rightarrow F$	$T.val = F.val$
6) $F \rightarrow (E)$	$F.val = E.val$
7) $F \rightarrow digit$	$F.val = digit.lexval$

② L-Attributed SDD

\* Example of mixed attributes / L-attributed SDD

Production	Semantic rules
1) $T \rightarrow FT'$	$T'.inh = F.val$ $T.val = T'.syn$
2) $T' \rightarrow *FT'$	$T'.inh = T'.inh * F.val$ $T'.syn = T'.syn$
3) $T' \rightarrow \epsilon$	$T'.syn = T'.inh$
4) $F \rightarrow digit$	$F.val = digit.lexval$

- \* A SDD which has both synthesized & inherited attributes is called as L-attributed SDD.
- \* It is used in top down parsers.
- \* Order of evaluation is topological sorting.

### Evaluating Orders For SDD's

- \* A dependency graph is used to determine the order of computation of attributes.
- \* While an annotated parse tree shows the values of attributes, a dependency graph helps us to determine how those values can be computed.

### DEPENDENCY GRAPHS

A dependency graph predicts the flow of information among the attribute instances in a particular parse tree. An edge from one attribute instance to another means that the value of first is needed to compute the second.


- 1) For each parse tree node, say node  $X$ , the dependency graph has a node for each attribute associated with  $X$ .
- 2) If a semantic rule (operator) associated with a product  $'p'$  defines the value of synthesized attribute  $A, b$  in terms of value of  $X, c$  then the dependency graph has an edge from  $X, c$  to  $A, b$ .
- 3) If a semantic rule associated with a product  $'p'$  defines the value of inherited attribute  $B, c$  in terms of value of  $X, a$  then the

dependency graph has edge from X.C to B.C

Eq1: Production  
 $E \rightarrow E_1 + T$

Semantic Rule  
 $E.val = E_1.val + T.val$


fig: E.val is synthesized from  $E_1.val$  &  $T.val$



Eq2: Production  
 $T \rightarrow FT'$   
 $T' \rightarrow * FT'$   
 $T' \rightarrow \epsilon$   
 $F \rightarrow \text{digit}$

Semantic Rule  
 $T.inh = F.val$   
 $T.val = T'.syn$   
 $T'.inh = T'.inh * F.val$   
 $T'.syn = T'.syn$   
 $T'.syn = T'.inh$   
 $F.val = \text{digit.lexval}$

fig: Dependency graph for above production.



Ordering the evaluation of attributes

\* If the dependency graph has an edge from node M to N, then the attribute corresponding to M must be evaluated before attribute of N.

\* Thus the only allowable orders of evaluation are those sequences of nodes  $N_1, N_2, \dots, N_n$  if there is an edge of the dependency graph from  $N_i$  to  $N_j$  then  $i < j$ .

\* Such an ordering is called a topological sorting of a graph

\* If there is any cycle then no topological sort, i.e., evaluation of SDD not possible.

\* Eg: For dependency graph for (Eg 2) in previous page topological sorting: 1, 2, 3, 4, 5, 6, 7, 8, 9

(8, 7)

1, 3, 5, 2, 4, 6, 7, 8, 9

## S-Attributed Derivations

→ An SDD is S-attributed if every attribute is synthesized.

→ When SDD is S-attributed, its attributes evaluated in any bottom-up order of nodes of parse trees.

→ we can have post-order traversal of parse tree to evaluate attributes in S-attributed derivat<sup>n</sup>.

Postorder(N) {

for (each child C of N, from the left)  
postorder(C);

evaluate the attributes associated with  
Node N;

}

→ S-Attributed derivations can be implemented during bottom up parsing without the need to explicitly create parse trees.



## Attributed Derivations

\* A SDD is  $L$ -attributed if the edges in dependency graph goes from left to right but not from right to left.

\* More precisely, each attribute must be either

→ Synthesized.

→ Inherited, but if there is a production  $A \rightarrow X_1 X_2 \dots X_n$  & there is an inherited attribute  $X_i$  computed by a rule associated with this production then the rule may only use:

(a) Inherited attribute associated with the head  $A$ .

(b) Either inherited or synthesized attr associated with the occurrence of symbols  $X_1, X_2, \dots, X_{i-1}$  located to the left of  $X_i$ .

(c) Inherited/Synthesized attr associated with this occurrence of  $X_i$  itself but only in such a way that there is no cycle in the graph.

## PROBLEMS


5.1 Write a SDD for simple desk calculator

Sol: SDD definition


$$\frac{i}{p} = 3 * 5 + 4n$$

PRODUCTION	SEMANTIC RULES
1) $A \rightarrow En$	$L.val = E.val$
2) $E \rightarrow E_1 + T$	$E.val = E_1.val + T.val$
3) $E \rightarrow T$	$E.val = T.val$
4) $T \rightarrow T_1 * F$	$T.val = T_1.val * F.val$
5) $T \rightarrow F$	$T.val = F.val$
6) $F \rightarrow (E)$	$F.val = E.val$
7) $F \rightarrow digit$	$F.val = digit.lexval$

Step 2: Annotated Parse tree




Step 3: Dependency graph.



Step 4: Topological Ordering: ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩ ⑪ ⑫



Step 3: Dependency Graph




Step 4: Topological sorting : (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) (20) (21) (22)

b)  $1 * 2 * 3 * (4 + 5) n$


Step 1:

production	Semantic rules
$A \rightarrow En$	$A.val = E.val$
$E \rightarrow E + T$	$E.val = E.val + T.val$
$E \rightarrow T$	$E.val = T.val$
$T \rightarrow T * F$	$T.val = T.val * F.val$
$T \rightarrow F$	$T.val = F.val$
$F \rightarrow (E)$	$F.val = E.val$
$F \rightarrow digit$	$F.val = digit.lexval$

2: Annotated parse tree




Step 3: Dependency graph



Step 4: Topological sorting: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21



sp3: Dependency graph



Topological sorting: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Write k-attribute SDB (51) Write a SDB for top down parser & construct annotated parse tree, dependency graph for given i/p.

① 3 \* 5

sp1: SDB Definition


Production	Semantic Rules
$E \rightarrow TE'$	$E'.inh = T.val$ $E'.syn = E'.syn$

$E' \rightarrow +TE'$	$E'.inh = E.inh + P.inh$ $E'.syn = E'.syn$
$E' \rightarrow E$	$E'.syn = E.inh$
$T \rightarrow FT'$	$T.inh = F.val$ $T.syn = T'.syn$
$T' \rightarrow *FT'$	$T'.inh = T.inh * F.val$ $T'.syn = T'.syn$
$T' \rightarrow E$	$T'.syn = T'.inh$
$F \rightarrow (E)$	$F.val = E.val$
$F \rightarrow digit$	$F.val = digit.lexval$

NOTE


- The original grammar symbols [i.e., E, T, F] will only have synthesized attributes [i.e., val]
- The augmented grammar symbols ['] will have both inherited & synthesized attributes i.e., inh & syn

Step 2: Annotated parse tree





23: Dependency graph



Topological sorting: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18  
 19 20 21 22 23 24 25 26 27 28 29

Write k-attribute SDD (21) write a SDD for top down parser & construct annotated parse tree, dependency graph for given i/p.

① 3 \* 5

Step 1: SDD Definition

Productions	Semantic Rules
$E \rightarrow TE'$	$E'.inh = T.val$ $E'.syn = E'.syn$

$$E' \rightarrow +TE'$$

$$E'.inh = E.inh + P.inh$$

$$E'.syn = E'.syn$$

$$E' \rightarrow E$$

$$E'.syn = E.inh$$

$$T \rightarrow FT'$$

$$T.inh = F.val$$

$$T.syn = T'.syn$$

$$T' \rightarrow *FT'$$

$$T'.inh = T.inh * F.val$$

$$T'.syn = T'.syn$$

$$T' \rightarrow E$$

$$T'.syn = T'.inh$$

$$F \rightarrow (E)$$

$$F.val = E.val$$


$$F \rightarrow digit$$

$$F.val = digit.lexval$$


### NOTE

- ① The original grammar symbols [i.e., E, T, F] will only have synthesized attributes [i.e., val]
- ② The augmented grammar symbols ['] will have both inherited & synthesized attributes i.e., inh & syn

Step 2: Annotated parse tree



Step 3: Dependency graph




Step 4: Topological Order  $\rightarrow 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12$ .

3 + 5


Step 1: SDA definition

// same as previous problem.

Step 2: Annotated parse tree



Step 3: Dependency graph





Step 1: Topological Ordering = 1 2 3 4 ... 14 15

(3)  $3 * 5 + 4$


Step 1: SPP Definition

// Same as problem II  $\rightarrow$  (1)

Step 2: Annotated parse tree




Step 3: Dependency graph




~~3 \* 5 + 4~~. (3 + 4) \* (5 + 6)

Step 1: SDD definition  
 // same as SDD of  $\mathbb{N} \rightarrow \mathbb{N}$

Step 2: Annotated parse tree




Step 3: Dependency graph




5)  $1 \times 2 \times 3 \times (4 + 5)$

Step 1: SDD derivat<sup>n</sup>  
 // same as  $\Pi \rightarrow \textcircled{1}$

Step 2: Annotated parse tree



Step 3: Dependency graph



Eq1: The following definition is  $\alpha$ -attributed. Here the inherited attribute of  $T'$  gets its value from its left sibling  $F$ . Similarly  $T_1'$  gets its value from its parent  $T'$  & left sibling  $F$ .

<u>Production</u>	<u>Semantic Rules</u>
$T \rightarrow FT'$	$T'.inh = F.val$
$T' \rightarrow *FT_1'$	$T_1'.inh = T'.inh * F.val$

Eq2: The definitions below are not  $\alpha$ -attributed as  $B.i$  depends on its right sibling  $C$ 's attribute.

<u>Production</u>	<u>Semantic Rules</u>
$A \rightarrow BC$	$A.s = B.b$
	$B.i = f(C.c, A.s)$

### SIDE EFFECTS

Evaluation of semantic rules may generate intermediate codes, ~~may~~ Eq: A disk calculator might print a result, a code generator might enter the type of an identifier into a symbol table, may perform type checking & may issue error msg. These are known as side effects.

### SEMANTIC RULES WITH CONTROLLED SIDE EFFECTS

In practise translation involves side effects. Attribute grammar has no side effects & allow any evaluation order consistent with dependency graph whereas translation schemes impose left to right evaluation & allow scheme actions to contain any program fragment.

## Ways to Control Side Effects

1. permit incidental side effects that do not constrain attribute evaluation.

In other words, permit side effects when attr evaluation based on any topological sort of the dependency graph produces a correct translation.

2. Impose constraints on allowable evaluation order so that the same translation is produced for any allowable order.


Write an SDD for simple type declaration

a) i/p: inta


Snp1:

Production	Semantic rules
$\theta \rightarrow T \alpha$	$\alpha.inh = T.type$
$T \rightarrow int$	$T.type = int$
$T \rightarrow float$	$T.type = float$
$\alpha \rightarrow \alpha, id$	$\alpha.inh = \alpha.inh$ $addtype(id.entry, \alpha.inh)$
$\alpha \rightarrow id$	$addtype(id.entry, \alpha.inh)$

Snp2: Annotated parse tree



Snp3: Dependency graph





## Explanation:

Non terminal  $\textcircled{D}$  represents a declaration, which from product<sup>n</sup> 1, consists of a type  $T$  followed by a list  $\alpha$  of identifiers.  $T$  has one attribute:  $T.type$ , which is the type in the declaration  $\textcircled{D}$ . Nonterminal  $\textcircled{K}$  has one attribute, which call  $\textcircled{K}.inh$  to emphasize that it is an inherited attribute. The purpose of  $\textcircled{K}.inh$  is to pass the declared type down the list of identifiers, so that it can be the appropriate symbol table entries. Product<sup>n</sup>  $\textcircled{A}$  &  $\textcircled{B}$  each evaluate the synthesized attribute  $T.type$  giving it the appropriate value, integer or float. This type is passed to the attribute  $\textcircled{K}.inh$  in the rule of product<sup>n</sup> 1. Product<sup>n</sup>  $\textcircled{H}$  passes  $\textcircled{K}.inh$  down the parse tree i.e., the value of  $\textcircled{K}.inh$  is copied at a parse tree node by copying the value of  $\textcircled{K}.inh$  from the parent of that node, the parent corresponds to the head of product<sup>n</sup>. Product<sup>n</sup>  $\textcircled{A}$  &  $\textcircled{B}$  also have a rule in which a function  $\textcircled{addType}$  is called with 2 arguments:

1)  $\textcircled{id.entry}$  a lexical value that points to a symbol table object.

2)  $\textcircled{K.inh}$ , the type being assigned to every identifier on the list.

The function  $\textcircled{addType}$  properly installs the type  $\textcircled{K.inh}$  as the type of the represented identifier. Note that the side effect, adding the type info to the table, does not affect the evaluation order.

⑥ int a, b

Step 1

Product<sup>n</sup>

Semantic rules.

$D \rightarrow T d$

$d.inh = P.type$

$d \rightarrow T \rightarrow int$

$P.type = int$

$T \rightarrow float$

$P.type = float$


$d \rightarrow d, id$

$addtype(id.entry, d.inh)$   
 $d.inh = d.inh$


$d \rightarrow id$

$addtype(id.entry, d.inh)$

Step 2: Annotated parse tree



Step 3: Dependency graph



Step 4: Topological order ① ② ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨

UNIT-5


[continued . . . . .]

(c) float a, b, c. or int a, b, c < Exercise 5.2.2 >


Step 1: SAA definition

Production	SAA
$D \rightarrow Tk$	$d.inh = T.type$
$T \rightarrow int$	$T.type = int$
$T \rightarrow float$	$T.type = float$
$d \rightarrow d, id$	$d.inh = d.inh$ $addtype(id.entry, d.inh)$
$d \rightarrow id$	$addtype(id.entry, d.inh)$

Step 2: Annotated parse tree



Step 3: Dependency graph




Step 4: Topological Ordering: 1 2 3 . . . . 10

(d) float w, x, y, z


Step 1 SAD definit<sup>n</sup>

// Same as previous problem.

Step 2: Annotated parse tree



Step 3: Dependency graph



Exercise 5.2.4 This grammar generates binary no with a decimal point

$$S \rightarrow d . d \mid d$$

$$d \rightarrow d B \mid B$$

$$B \rightarrow 0 \mid 1$$

Design an  $\lambda$  attributed SDD to compute  $S.val$ , the decimal no value of  $i/f$  string. For eg, translation of string

01.101 should be the decimal no 5.625.

Soln

<u>Production</u>	<u>SDD</u>
1) $S \rightarrow d . d_1$	<ol style="list-style-type: none"> <li><math>d.inh = 0</math></li> <li><math>d_1.inh = -1</math></li> <li><math>S.val = d.syn + d_1.syn</math></li> </ol>
2) $S \rightarrow d$	<ol style="list-style-type: none"> <li><math>d.inh = 0</math></li> <li><math>S.val = d.syn</math></li> </ol>
3) $d \rightarrow d_1 B$	<ol style="list-style-type: none"> <li><math>d_1.inh = l.inh + 1</math></li> <li><math>B.inh = d.inh</math></li> <li><math>d.syn = d_1.syn * B.syn</math></li> </ol>
4) $d \rightarrow B$	<ol style="list-style-type: none"> <li><math>d.syn = B.syn * 2^{\wedge} d.inh</math></li> </ol>
5) $B \rightarrow 0 \mid 1$	<ol style="list-style-type: none"> <li><math>B.syn = \text{digit.lexval}</math></li> </ol>

Exercise 5.2.5 Design an S-attributed SDD for grammar of translation described in 5.2.4

<u>Production</u>	<u>Semantic Rule</u>
1) $S \rightarrow d . d_1$	$S.val = l.lhs + d_1.rhs$
2) $S \rightarrow d$	$S.val = d.lhs$

$$3) A \rightarrow d, B$$

$$1) d.lhs = d_1.lhs + (2^{d.lhs\_exponent} * B.val)$$

$$2) d.rhs = d_1.rhs + (2^{d.lhs\_exponent} * B.val)$$

$$3) d.lhs\_exponent = d_1.lhs\_exponent + 1$$

$$4) d.rhs\_exponent = d_1.rhs\_exponent + 1$$

$$4) A \rightarrow B$$

$$1) d.lhs = 2^{d.lhs\_exponent} * B.val$$

$$2) d.rhs = 2^{d.lhs\_exponent} * B.val$$

$$3) d.lhs\_exponent = 0$$

$$4) d.rhs\_exponent = -1$$

$$5) B \rightarrow 0 | 1$$



$$B.val = digit.lexval$$

## Application Of Syntax-Directed Translation

### 1. Construction Of Syntax Tree

SDD's are useful for construct<sup>n</sup> of syntax tree.

A syntax tree is condensed form of parse tree



\* Syntax trees are useful for representing programming language constructs like expressions & statements.

\* They help Computer design by decoupling parsing from translation.

\* Each node of a syntax tree represents a construct; the children of the node represent the meaningful components of a construct

Eg: A syntax tree node representing an expression  $E1 + E2$  has label  $+$  & 2 children representing the sub expressions  $E1$  &  $E2$

\* Each node is implemented by objects with suitable no of fields; each object will have an opfield that is the label of node with additional fields as follows:

a) If the node is a leaf, an additional field holds the lexical value for the leaf. This is created by function leaf(op, val).


b) If the node is an interior node, there are as many fields as the node has children in syntax tree. This is created by function Node(op, c1, c2, ..., ck)

Example: The S-attributed defn<sup>n</sup> in fig below constructs syntax trees for a simple expr grammar involving only binary operators  $+$  &  $-$ . As usual these operators are at the same precedence level & are jointly left associative. All nonterminals have one synthesized attr node, which represents a node of the syntax tree.


	PRODUCTION	SEMANTIC RULES
1.	$E \rightarrow E_1 + T$	$E.\text{node} = \text{new Node}('+', E_1.\text{node}, T.\text{node})$
2.	$E \rightarrow E_1 - T$	$E.\text{node} = \text{new Node}('-', E_1.\text{node}, T.\text{node})$
3.	$E \rightarrow T$	$E.\text{node} = T.\text{node}$

$T \rightarrow (E)$	$T.node = E.node$
$T \rightarrow id$	$T.node = newleaf(id, id.entry)$
$T \rightarrow num$	$T.node = newleaf(num, num.val)$


Step 2: Parse tree



Syntax tree



Step 3: Syntax tree for a - (id + num) using above SRA:





## Steps in Construction of the syntax tree for a-h+c

If the rules are evaluated during a post order traversal of the parse tree, or with  $\text{reduct}^n$  during a bottom up parse, then the sequence of steps shown below ends with  $p_5$  pointing to the root of the constructed syntax tree.

- 1)  $P_1 = \text{new leaf}(\text{id}, \text{entry}-a)$
- 2)  $P_2 = \text{new leaf}(\text{num}, +)$
- 3)  $P_3 = \text{new Node}('-', P_1, P_2)$
- 4)  $P_4 = \text{new leaf}(\text{id}, \text{entry}-c)$
- 5)  $P_5 = \text{new Node}('+', P_3, P_4)$


## Constructing Syntax Trees during Top down parsing

With a grammar designed for top-down parsing, the syntax trees are constructed, using the same sequence of steps, even though the structure of the parse trees differs significantly from that of syntax trees. The  $\mathcal{L}$ -attributed definition below performs the same translation as the  $\mathcal{S}$ -attributed definition shown before.

1)	$E \rightarrow TE'$	$E.\text{node} = E'.\text{syn}$ $E'.\text{inh} = T.\text{node}$
2)	$E' \rightarrow +TE'_1$	$E'_1.\text{inh} = \text{new Node}('+', E'.\text{inh}, T.\text{node})$ $E'.\text{syn} = E'_1.\text{syn}$
3)	$E' \rightarrow -TE'_1$	$E'.\text{inh} = \text{new Node}('-', E'.\text{inh}, T.\text{node})$ $E'.\text{syn} = E'_1.\text{syn}$
4)	$E' \rightarrow \epsilon$	$E'.\text{syn} = E'.\text{inh}$
5)	$T \rightarrow (E)$	$T.\text{node} = E.\text{node}$


6) $T \rightarrow id$	$T.node = new leaf(id, id.entry)$
7) $T \rightarrow num$	$T.node = new leaf(num, num.val)$

Dependency Graph for a-H+C with attributed SDD




### STRUCTURE OF A TYPE

This is an example of how inherited attribute can be used to carry info from one part of the parse tree to another. In C, the type  $(int[2][3])$  can be read as "array of 2 arrays of 3 integer". The corresponding type expression  $array(2, array(3, integer))$  is represented by the tree as shown below.




production	Semantic Rules
1) $T \rightarrow BC$	$T.t = C.t$ $C.b = B.t$
2) $B \rightarrow int$	$B.t = integer$
3) $B \rightarrow float$	$B.t = float$
4) $C \rightarrow [num]C$	$C.t = array(num.val, C.t)$ $C.b = C.b$
5) $C \rightarrow \epsilon$	$C.t = C.b$

- The non terminals B & T have a synthesized attribute  $t$  representing a type
- The non terminal C has 2 attributes: an inherited attr ( $b$ ) & a synthesized attr ( $t$ ).
- The inherited attribute,  $b$  passes a basic type down the tree
- The synthesized attribute,  $t$  accumulates the result.
- In an annotated parse tree for i/p:  $\text{int}[2]$




Dependency graph




(ii)  $\text{int}[2][3]$

Annotated parse tree:



## Dependency graph



## SYNTAX DIRECTED TRANSLATION SCHEME:

SAT is a complementary notation to SDA.

- \* All applications of SDA can be implemented using SAT.
- \* SAT is a CFG with program fragments called semantic actions embedded with production bodies.
- \* Any SAT can be implemented by first building a parse tree & then performing the actions in a left to right, depth first order i.e., during preorder traversal.
- \* Typically SAT's are implemented during parsing without building parse tree. During parsing, an action in a production body is executed as soon as all the grammar symbols to the left of action have been matched.
- \* SAT's that can be implemented during parsing can be characterized by introducing distinct marker non-terminals in place of each embedded action.
  - \* Each marker  $M$  has only one production  $M \rightarrow \epsilon$ .
  - \* If grammar with marker non-terminals can be parsed by a given method, then SAT can be implemented


## UNIT-6

# INTERMEDIATE CODE

## GENERATION

Intermediate Code generation.

In the analysis-synthesis model of a compiler, the front end analyzes a source program and creates an intermediate representation, from which the back end generates target code.




Logical structure of a compiler front end

Parsing, static checking and intermediate code generation are done sequentially; sometimes they can be combined and folded into parsing.

Static checking includes type checking, which ensures that operators are applied to compatible operands. It also includes any syntactic checks that remain after parsing.

Ex: It ensures that a break-statement in C is enclosed within a while-, for- or switch-statement; an error is reported if such an enclosing statement does not exist.

In the process of translating a program in a given source language into code for a given target machine, a compiler may construct a sequence of intermediate representations as



High level representations are close to the source language and are well suited to tasks like static type checking.

Ex: Syntax tree

Low level representations are close to the target machine & are suitable for machine dependent tasks like register allocation and instruction selection.

An intermediate representation may either be an actual language or it may consist of internal data structures that are shared by phases of the compiler.

Variants of Syntax Trees

Nodes in a syntax tree represent constructs in the source program; the children of a node represent the meaningful components of a construct.

A directed acyclic graph (DAG) for an expression identifies the common subexpressions of the expression.

# Directed Acyclic Graphs for Expressions.


In DAG leaves represents the atomic operands and interior nodes represents the operators. as in the syntax tree.

A node  $N$  in a DAG has more than one parent if  $N$  represents a common subexpression; But in the syntax tree, the tree for the common subexpression would be duplicated as many times as the subexpression appears in the original expression.

DAGs gives the compiler important clues regarding the generation of efficient code to evaluate the expressions.

Ex: DAG for the expression

$$a + a * (b - c) + (b - c) * d$$



↳ The leaf for 'a' has 2 parents, because 'a' appears twice in the expression

↳ The 2 occurrence of the common subexpression  $b - c$  are represented by one node, the node labeled '-'

SDD to produce DAG.

PRODUCTION	SEMANTIC RULES
(e) $E \rightarrow E_1 + T$	$E.node = \text{new Node} ('+', E_1.node, T.node)$
(ee) $E \rightarrow E_1 - T$	$E.node = \text{new Node} ('-', E_1.node, T.node)$
(eee) $E \rightarrow T$	$E.node = T.node$
(ev) $T \rightarrow (E)$	$T.node = E.node$
(v) $T \rightarrow Id$	$T.node = \text{new Leaf} (Id, Id.entry)$
(ve) $T \rightarrow \text{num}$	$T.node = \text{new Leaf} (\text{num}, \text{num.val})$

It will construct a DAG, before creating a new node, these functions first check whether an identical node already exists.

If a previously created identical ~~ex~~ node exists, the existing node is returned.

Steps for constructing the DAG for above example.

$$(e) P_1 = \text{Leaf} (Id, \text{entry} - a)$$

$$(ee) P_2 = \text{Leaf} (Id, \text{entry} - a) = P_1$$

$$(eee) P_3 = \text{Leaf} (Id, \text{entry} - b)$$

$$(ev) P_4 = \text{Leaf} (Id, \text{entry} - c)$$

$$(v) P_5 = \text{Node} ('-', P_3, P_4)$$

$$(ve) P_6 = \text{Node} ('x', P_1, P_5)$$

$$(vee) P_7 = \text{Node} ('+', P_1, P_6)$$

$$(veee) P_8 = \text{Leaf} (Id, \text{entry} - b) = P_3$$

$$(ex) P_9 = \text{Leaf} (Id, \text{entry} - c) = P_4$$

$$(x) P_{10} = \text{Node} ('-', P_3, P_4) = P_5$$

$$(xe) P_{11} = \text{Leaf} (Id, \text{entry} - d)$$



Ex 1)  $P_{10} = \text{Node}('x', P_5, P_{11})$

Ex 2)  $P_{13} = \text{Node}('+', P_7, P_{12})$


When the call to leaf (pd, entry-a) is repeated at step 2, the node created by the previous call is returned, so  $P_2 = P_1$ .

### The Value-Number Method for Constructing DAG's

\* The nodes of a DAG are stored in an array of records  
\* Each row of array represents one record & therefore one node.

\* In each record, the first field is an operation code, indicating the label of the node. Leaves have one additional field which holds the lexical value and interior nodes have 2 additional fields indicating the left and right children.

Ex: DAG for  $e = e + 10$  allocated in an Array



DAG

1	pd		
2	num	10	
3	+	1	2
4	=	1	3
5			

to entry  
for e

Array

\* In this array, we refer to nodes by giving the integer index of the record for that node within the array.

\* This integer historically has been called the "value number" for the node or for the expression represented by the node.

\* For above example node labeled + has value number 3 & its left & right children have value numbers 1 & 2 respectively.

Suppose that nodes are stored in an array & each node is referred to by its value number. Let the signature of an interior node be the triple  $\langle op, l, r \rangle$  where  $op$  is the label,  $l$  is its left child's value number &  $r$  its right child's value number. A unary operator may be assumed to have  $r=0$ .

**ALGORITHM:** To construct the nodes of a DAG using value number method.

**INPUT:** Label  $op$ , node  $l$  and node  $r$

**OUTPUT:** The value number of a node in the array with signature  $\langle op, l, r \rangle$

**METHOD:** Search the array for a node  $M$  with label  $op$ , left child  $l$  and right child  $r$ . If there is such a node, return the value number of  $M$ . If not, create in the array a new node  $N$  with label  $op$ , left child  $l$  and right child  $r$  & return its value number.


Above algorithm yields the desired output, but searching the entire array every time we are asked to locate one node is expensive.

A more efficient approach is to use a hash table, in which the nodes are put into "buckets" each of which typically will have only a few nodes. It supports dictionaries, which is an abstract data type that allows us to insert & delete elements of a set & to determine whether a given element is currently in the set.

To construct a hash table for the nodes of a DAG, we need a hash function  $R$  that computes the index of the bucket for a signature  $\langle op, l, r \rangle$ .

The bucket index  $R(\langle op, l, r \rangle)$  is computed deterministically from  $op, l$  &  $r$  so that we may repeat the calculation & always get to the same bucket index for node  $\langle op, l, r \rangle$ .

The buckets can be implemented as linked list as,



An array indexed by hash value, holds the bucket readers, each of which points to the first cell of a list. Within the linked list for a bucket, each cell holds the value number of one of the nodes that hash to that bucket that is, node  $\langle op, l, r \rangle$  can be found on the list whose reader is at index  $R(\langle op, l, r \rangle)$  of the array.

Thus, given the output input node  $op, l$  &  $r$  we compute the bucket index  $R(\langle op, l, r \rangle)$  & search the list of cells in this bucket for the given input node.


For each value number 'v' found in a cell, we must

check whether the signature  $\langle op, l, r \rangle$  of the output node matches the node with value number  $v$  in the list of the cell. If we find a match, we return  $v$ . If we find no match, we know no such node can exist in any other bucket, so we create a new cell, add it to the list of cells for bucket-index  $R(op, l, r)$  & return the value number in that new cell.

### Problems.

Construct the DAG for the expression.

$$((x+y) - ((x+y) * (x-y))) + ((x+y) * (x-y))$$



Construct the DAG & identify the value number for the sub expressions of the following expressions, assuming + associated from the left.

(a)  $a + b + (a + b)$




1	Ed	a	
2	Ed	6	
3	+	1	2
4	+	3	3

(b)  $a + b + a + b$



1	Ed	a	
2	Ed	6	
3	+	1	2
4	+	3	1
5	+	4	2

(c)  $a + a + (a + a + a + (a + a + a + a))$



1	Ed	a	
2	+	1	1
3	+	2	1
4	+	3	1
5	+	3	4
6	+	2	5

## Three-Address Code

In 3-address code, there is at most one operator on the right side of an instruction, i.e., no built-up arithmetic expressions are permitted.

Thus a source-language expression like  $x + y * z$  might be translated into the sequence of 3 address instructions


$$t_1 = y * z$$

$$t_2 = x + t_1$$

where  $t_1$  &  $t_2$  are compiler generated names.

3 address code is a linearized representation of a DAG in which explicit names correspond to the interior nodes of the graph.

Ex: Write DAG & its corresponding 3 address code for the expression  $a + a * (b - c) + (b - c) * d$ .



DAG

$$t_1 = b - c$$

$$t_2 = a * t_1$$

$$t_3 = a + t_2$$

$$t_4 = t_1 * d$$

$$t_5 = t_3 + t_4$$

3-address code

## Addresses and Instructions.

3-address code is built from 2 concepts: address & instructions.

An address can be one of the following.

- ↳ A name: For convenience, we allow source program names to appear as addresses in 3-address code. In an implementation, a source name is replaced by a pointer to its symbol table entry, where all information about the name is kept.
- ↳ A constant: A compiler must deal with many different types of constants and variables.
- ↳ A compiler generated temporary: It is useful, especially in optimizing compilers, to create a distinct name each time a temporary is needed.

Symbolic labels will be used by instructions that alter the flow of control. A symbolic label represents the index of a 3-address instruction in the sequence of instructions. Actual indexes can be substituted for the labels, either by making a separate pass or by "backpatching".

Here is a list of the common 3-address instruction forms

- (E) Assignment instructions of the form  $x = y \text{ op } z$  where  $\text{op}$  is a binary arithmetic or logical operation &  $x, y$  &  $z$  are addresses.

- (EE) Assignments of the form  $x = \text{op } y$ , where  $\text{op}$  is a unary operation

- (EEE) Copy instructions of the form  $x = y$ , where  $x$  is assigned the value of  $y$ .

(iv) An unconditional jump goto L. The 3-address instruction with label L is the next to be executed.

(v) Conditional jumps of the form If  $x$  goto L and If False  $x$  goto L. These instructions execute the instruction with label L next if  $x$  is true and false respectively.

(vi) Conditional jumps such as If  $x$  relop  $y$  goto L, which apply a relational operator ( $<$ ,  $=$ ,  $>$  etc) to  $x$  &  $y$  & execute the instruction with label L next if  $x$  stands in relation relop to  $y$ . If not, the 3 address instruction following If  $x$  relop  $y$  goto L is executed next, in sequence.

(vii) Procedures calls & returns are implemented using the following instructions: param  $x$  for parameters; call  $p, n$  &  $y = \text{call } p, n$  for procedure & function calls respectively & return  $y$ , where  $y$  representing a returned value, is optional

param  $x_1$

param  $x_2$

...

param  $x_n$

call  $p, n$

The integer  $n$  indicating the no. of actual parameters in call  $p, n$  is not redundant because calls can be nested.

(viii) Indexed copy instructions of the form  $x = y[p]$  and  $x[p] = y$ . The instruction  $x = y[p]$  sets  $x$  to the value in the location  $p$  memory units beyond location  $y$ . The instruction  $x[p] = y$  sets the contents of the location  $p$  units beyond  $x$  to the value of  $y$ .



(ix) Address & pointer assignments of the form  $x = &y$ ,  $x = *y$  and  $*x = y$ .

Ex: Consider the statement

do  $p = p + 1$ ; while ( $a[p] < v$ );

2 possible translations of this statement are

L:  $t_1 = p + 1$

$p = t_1$

$t_2 = p * 8$

$t_3 = a[t_2]$

if  $t_3 < v$  goto L

100:  $t_1 = p + 1$

101:  $p = t_1$

102:  $t_2 = p * 8$

103:  $t_3 = a[t_2]$

104: if  $t_3 < v$  goto 100

(b) position number.

(a) symbolic labels

The translation in (a) uses a symbolic label L, attached to the first instruction. The translation in (b) shows position number for the instructions, starting arbitrarily at position 100. In both translations, the last instruction is a conditional jump to the first instruction. The multiplication  $p * 8$  is appropriate for an array of elements that each take 8 units of space.

### Quadruples

A quadruple has 4 fields, which we call op, arg1, arg2, & result. The op field contains an internal code for the operator.

Ex:  $x = y + z$  is represented by placing + in op, y in arg1, z in arg2 & x in result.

The following are some exceptions to this rule.

(e) Instructions with unary operators like  $x = \text{minus } y$  or  $x = y$  do not use  $\text{arg}_2$ . Note that for a copy statement like  $x = y$ ,  $\text{op}$  is  $=$ , while for most other operations, the assignment operator is implied.

(f) Operators like  $\text{param}$  use  $\text{next}$  for  $\text{arg}_2$  nor result.

(g) Conditional & unconditional jumps put the target label in result.

Ex: Write quadruples for  $a = b * -c + b * -c$ .

$t_1 = \text{minus } c$

$t_2 = b * t_1$

$t_3 = \text{minus } c$

$t_4 = b * t_3$

$t_5 = t_2 + t_4$

$a = t_5$

	op	arg1	arg2	result
0	minus	c		t <sub>1</sub>
1	*	b	t <sub>1</sub>	t <sub>2</sub>
2	minus	c		t <sub>3</sub>
3	*	b	t <sub>3</sub>	t <sub>4</sub>
4	+	t <sub>2</sub>	t <sub>4</sub>	t <sub>5</sub>
5	=	t <sub>5</sub>		a

(a) 3-address code


(b) Quadruples.

The special operator  $\text{minus}$  is used to distinguish the unary  $\text{minus}$  operator.

### Triples

A triple has only 3 fields,  $\text{op}$ ,  $\text{arg}_1$  &  $\text{arg}_2$ . Note that the result field in quadruples is used primarily for temporary names. Using triples, we refer to the result of the operation  $x \text{ op } y$  by its position, rather than by an explicit temporary name.

Ex: write triples for  $a = b * -c + b * -c$



(a) Syntax tree

	op	arg 1	arg 2
0	minus	c	
1	*	b	(0)
2	minus	c	
3	*	b	(2)
4	+	(1)	(3)
5	=	a	(4)

(6) triples

A ternary operator like  $x[y] = z$  requires 2 entries in the triple structure, for example, we can put  $x$  &  $z$  in one triple &  $y$  in the next.

A benefit of quadruples over triples can be seen in an optimizing compiler, where instructions are often moved around. With quadruples, if we move an instruction that computes a temporary  $t$ , then the instructions that use  $t$  require no change. With triples, the result of an operation is referred to by its position, so moving an instruction may require us to change all references to that result.

### Indirect triples.

Indirect triples consist of a listing of pointers to triples, rather than a listing of triples themselves.

With indirect triples, an optimizing compiler can move an

instruction by reordering the instruction list without affecting the triples themselves.

Ex: write indirect triples for  $a = 6 * -c + 6 * -c$ .

Instruction		op	arg1	arg2
35	(0)	minus	c	
36	(1)	*	6	(0)
37	(2)	minus	c	
38	(3)	*	6	(2)
39	(4)	+	(1)	(3)
40	(5)	=	a	(4)
	...			

### Static Single-Assignment Form

Static single assignment form (SSA) is an intermediate representation that facilitates certain code optimization.

2 distinctive aspects of SSA that distinguish SSA from 3-address code

(e) All assignments in SSA are to variables with distinct names.

Ex:  $p = a + b$

$$q = p - c$$

$$p = q * d$$

$$p = e - p$$

$$q = p + q$$

3-address code

$$p_1 = a + b$$

$$q_1 = p_1 - c$$

$$p_2 = q_1 * d$$

$$p_3 = e - p_2$$

$$q_2 = p_3 + q_1$$

static single assignment form

The same variable may be defined in 2 different control flow paths in a program. For example, the source program

```
if (flag) x = -1; else x = 1;
```

```
y = x * a;
```

If we use different names for x in the true part & false then conflict arises which name should use in  $y = x * a$ .

(SSA) SSA uses a notational convention called  $\phi$ -function to combine the 2 definitions of x

```
if (flag) x1 = -1; else x2 = 1;
```

```
x3 =  $\phi$ (x1, x2);
```

Here  $\phi(x_1, x_2)$  has the value  $x_1$  if the control flow passes through the true part of the conditional & the value  $x_2$  if the control flow passes through the false part.

Translate the arithmetic expression  $a + -(b + c)$  into


(a) A syntax tree

(b) Quadruples

(c) Triples

(d) Indirect triples.

(a) Syntax tree



$$t_1 = b + c$$

$$t_2 = \text{minus } t_1$$

$$t_3 = a + t_2$$

(6) Quadruples

p	op	arg 1	arg 2	result
1 0	+	b	c	t <sub>1</sub>
2 1	minus	t <sub>1</sub>		t <sub>2</sub>
3 2	=	a	t <sub>2</sub>	t <sub>3</sub>

(c) triples

	op	arg 1	arg 2
0	+	b	c
1	minus	(0)	
2	=	a	(1)

(d) Indirect triples.

Instructions

35	(0)
36	(1)
37	(2)

	op	arg 1	arg 2
0	+	b	c
1	minus	(0)	
2	=	a	(1)

Translation of Expressions.

An expression with more than one operator, like  $a + b * c$ , will translate into instructions with almost one operator per instruction. An array reference  $A[i][j]$  will expand into a sequence of 3-address instructions that calculate an address for the reference.

Operations within Expressions

The following syntax-directed definition builds up the 3-address code for an assignment statement  $S$  using attribute code for  $S$  & attributes  $addr$  & code for an expression  $E$ . Attributes  $S.code$  &  $E.code$  denotes the 3 address code for  $S$  &  $E$  respectively. Attribute  $E.addr$  denotes the address

## QUESTIONS

1. Define quadruples, triples and static single assignment form.

A quadruple has 4 fields, op, arg1, arg2 & result. The op field contains an incremental code for the operator.

Ex: the quadruples for  $a = (b * -c) + (b * -c)$

	op	arg1	arg2	result
$t_1 = \text{minus } c$	0	minus	c	$t_1$
$t_2 = b * t_1$	1	*	b   $t_1$	$t_2$
$t_3 = \text{minus } c$	2	minus	c	$t_3$
$t_4 = b * t_3$	3	*	b   $t_3$	$t_4$
$t_5 = t_2 + t_4$	4	+	$t_2$   $t_4$	$t_5$
$a = t_5$	5	=	$t_5$	a

A triple has only 3 fields op, arg1 & arg2

Ex: the triples for  $a = b * -c + b * -c$ .

	op	arg1	arg2
0	-minus	c	
1	*	b	(0)
2	minus	c	
3	*	b	(2)
4	+	(1)	(3)
5	=	a	(4)

Static single-statement assignment form is an intermediate representation that facilitates certain code optimizations

Ex:

$$p = a + b$$

$$q = p - c$$

$$p = q * d$$

$$p = e - p$$

$$q = p + q$$

(a) 3-address code

$$p_1 = a + b$$

$$q_1 = p_1 - c$$

$$p_2 = q_1 * d$$

$$p_3 = e - p_2$$

$$q_2 = p_3 + q_1$$

(b) Static single assignment form.

Q. Develop SDD to produce directed acyclic graph for an expression show the steps for constructing the DAG for the expression  $a + a * (b - c) + (b - c) * d$ .

Syntax directed definition is,

PRODUCTION	SEMANTIC RULES
(E) $E \rightarrow E_1 + T$	$E.\text{node} = \text{new Node} ('+', E_1.\text{node}, T.\text{node})$
(EE) $E \rightarrow E_1 - T$	$E.\text{node} = \text{new Node} ('-', E_1.\text{node}, T.\text{node})$
(EEE) $E \rightarrow T$	$E.\text{node} = T.\text{node}$
(EV) $T \rightarrow (E)$	$T.\text{node} = E.\text{node}$
(V) $T \rightarrow Pd$	$T.\text{node} = \text{new Leaf} (Pd, Pd.\text{entry})$
(V') $T \rightarrow \text{num}$	$T.\text{node} = \text{new Leaf} (\text{num}, \text{num.val})$



## Steps for constructing the DAG

(P)  $P_1 = \text{Leaf}(\text{Ed}, \text{entry-a})$

(PE)  $P_2 = \text{Leaf}(\text{Ed}, \text{entry-a}) = P_1$

(PEE)  $P_3 = \text{Leaf}(\text{Ed}, \text{entry-b})$

(PEV)  $P_4 = \text{Leaf}(\text{Ed}, \text{entry-c})$

(v)  $P_5 = \text{Node}('-', P_3, P_4)$

(vE)  $P_6 = \text{Node}('x', P_1, P_5)$

(vEE)  $P_7 = \text{Node}('+', P_1, P_6)$

~~(vE)~~ (vEEE)  $P_8 = \text{Leaf}(\text{Ed}, \text{entry-b}) = P_3$

(vE)  $P_9 = \text{Leaf}(\text{Ed}, \text{entry-c}) = P_4$


(x)  $P_{10} = \text{Node}('-', P_3, P_4) = P_5$

(xE)  $P_{11} = \text{Leaf}(\text{Ed}, \text{entry-d})$

(xEE)  $P_{12} = \text{Node}('x', P_5, P_{11})$

(xE)  $P_{13} = \text{Node}('+', P_7, P_{12})$

DAG




# UNIT - 8

## CODE GENERATION

### INTRODUCTION:

- \* Code generation is the final phase in the compiler design.
- \* The code optimizer accepts intermediate code representation which is generated from the front end of the compiler & produces another intermediate code representation which is optimized.
- \* Code generator takes intermediate representation produced by code optimizer along with supplementary information in symbol table of the source program & produce as output an equivalent target program.



\* Code generator has 3 main tasks:

- 1) Instruction selection
- 2) Register allocation & assignment
- 3) Instruction Ordering

### 1) INSTRUCTION SELECTION:

Choose a appropriate target machine words instructions to implement the IR [intermediate representation] statements

### 2) REGISTER ALLOCATION & ASSIGNMENT:

Decide what values to keep in which registers

### 3) INSTRUCTION ORDERING

Decide in what order, to schedule the execution of instructions.

## 8.1 ISSUES IN THE DESIGN OF CODE GENERATOR:

1) Input to the code generator

2) The Target program

3) Instruction selection

4) Register Allocation

5) Evaluation Order

### 1) Input to the code generator

\* Input to the code generator is the intermediate representation of the source program produced by the front end along with information in the symbol table i.e., used to determine the runtime address of the data objects denoted by the names in IR.

< Input = IR + Symbol table >

\* IR has several choices

(a) 3-address representation: quadruples, triples, indirect triples

(b) Virtual machine representation: byte codes & stack machine codes

(c) Linear representation such as postfix notation

(d) Graphical representation such as syntax trees & DAG's

\* Assumptions made are

(i) Front end produces low-level IR, i.e., values of names in it can be directly manipulated by the machine instruction.

(ii) Syntactic & semantic errors have been already detected

## 2) The Target Program:

- \* The Output of code generator is target program.
- \* The inst<sup>n</sup> set architecture of the target machine has a significant impact on the design of code generator.

\* Most common architecture are:

(a) CISC: It has few registers, has maximum of 2 operands & variety of addressing mode, variable length instructions & instruct<sup>n</sup> with side effects.

(b) RISC: It has many registers, has maximum of 3 operands with simple addressing modes, & relatively simple instruct<sup>n</sup> set architecture.

\* Output may take variety of forms.

a) Absolute machine language [Executable Code]

b) Relocatable machine language [object files for linker]

c) Assembly language [facilitates debugging]

a) Absolute machine language has advantage that it can be placed in a fixed location in memory & immediately executed.

b) Relocatable machine language program allows subprograms to be compiled separately.

c) Producing Assembly language program as output makes the process of code generat<sup>n</sup> somewhat easier.

## 3) Instruction Selection

The code generator must map the IB program into a code sequence that can be executed by the target machine.

\* The complexity of performing this mapping is determined by the factors such as:

- (i) the level of the IR
- (ii) the nature of the instruction set architectures
- (iii) the desired quality of the generated code.

(i) the levels of the IR:

> If the IR is high level, use code templates to translate each IR statements into a sequence of machine instruction.

> produces poor code, needs further optimization.

> If the IR is low level, use <sup>low level</sup> ~~code~~ ~~this~~ informat<sup>n</sup> to generate more efficient code sequence.

(ii) the nature of the instruction set architectures has strong effect on difficulty of instruct<sup>n</sup> select<sup>n</sup>.

> Uniformity & completeness of the instruct<sup>n</sup> set are imp factors.

> If we do not care about the efficiency of the target program, instruct<sup>n</sup> select<sup>n</sup> is straightforward.

> For eg:

$x = y + z$	$\Rightarrow$	LD	R <sub>0</sub> , y
		ADD	R <sub>0</sub> , R <sub>0</sub> , z
		ST	x, R <sub>0</sub>

$\therefore$  produces redundant LD & store

eg:

$a = b + c$	$\Rightarrow$	LD	R <sub>0</sub> , b
$d = a + b$		ADD	R <sub>0</sub> , R <sub>0</sub> , c


ST	a, R <sub>0</sub>
LD	R <sub>0</sub> , a

ADD	R <sub>0</sub> , R <sub>0</sub> , c
ST	d, R <sub>0</sub>

$\rightarrow$  REDUNDANT

(ii) the quality of the generated code is determined by its speed & size.

> For eg:



#### 4) Register Allocation:

\* Instructions involving register operands are usually shorter & faster than those involving operands in memory.

\* 2 subproblems:

(i) Register allocation: Select the set of variables that will reside in registers at each point in the program.

(ii) Register assignment: Select specific register that a variable will reside in.

\* Complications imposed by the hardware architecture  
Eg: Register pairs for multiplication & division.

\* Multiplication instruction is of the form

$$M \ x, y$$

where  $x \rightarrow$  Multiplicand, is the odd register of an even/odd register pair.

$y \rightarrow$  Multiplier, is ~~the~~ a single register

$\Rightarrow$  Product  $\rightarrow$  occupies the entire even/odd register pair.

\* Division instruction is of the form

$$D \ x, y$$

where  $x \rightarrow$  dividend, occupies even register

$y \rightarrow$  divisor, occupies odd/even register

$\Rightarrow$  quotient  $\rightarrow$  stored in odd register

remainder  $\rightarrow$  stored in even register

Eg: two \* 3 address code sequences

$t = a + b$	$t = a + b$
$t = t * c$	$t = t + c$
$t = t / d$	$t = t / d$

Optimal machine-code sequences

L R1, a	L R0, a
A R1, b	A R0, b
M R0, c	A R0, c
D R0, d	SRDA R0, 32
ST R1, t	D R0, d
	ST R1, t

5) Evaluation Order:

- \* The order in which computations are performed can effect the efficiency of the Target Code.
- \* when instruct<sup>n</sup> are independent their evaluation order can be changed.
- \* Some computat<sup>n</sup> orders require fewer registers to hold intermediate results than others.
- \* However picking a best order in the general case is a difficult NP-complete problem.

ADDITIONAL INFORMATION: Eg

$t1 = a + b$	MOV R0, a	
$a + b - (c + d) * e \Rightarrow t2 = c + d$	ADD R0, b	
$t3 = e * t2$	MOV R1, R0	MOV R0, c
$t4 = t1 - t3$	MOV R1, c	ADD R0, d
	ADD R1, d	MOV R1, e
	MOV R0, e	MUL R1, R0
	MUL R0, R1	MOV R0, a
	MOV R1, t1	ADD R0, b
	SUB R1, R0	SUB R0, R1
	MOV R1, t4, R1	MOV t4, R0

Reorder ↓

$t2 = c + d$   
 $t3 = e * t2$   
 $t1 = a + b$   
 $t4 = t1 - t3$

THE

## 8.2 THE TARGET LANGUAGE:

For designing a good code generator, we need to have familiarity with target machine & its instruct<sup>n</sup> set. Instead of generating code on a specific target machine, a general machine consisting of many registers are considered.

### A SIMPLE TARGET MACHINE MODEL:

The characteristics of target machine mode with instruct<sup>n</sup> format & instruct<sup>n</sup> set are shown below:

\* Our hypothetical machine:

(i) It is a 3-address machine with the following format

OP destination, Source1, Source2

NOTE:

A 3 address instruct<sup>n</sup> can have 2 operands or 1 operands also but it can have max of 3 operands

(ii) The target machine is byte addressable i.e., it can access 8 bit of info from specific address.

(iii) It has n no of registers denoted by  $R_0, R_1, R_2, \dots, R_{n-1}$

\* Various types of instruct<sup>n</sup> that are used by target machine

(i) Load Instruct<sup>n</sup>

(ii) Store Instruct<sup>n</sup>

(iii) Computational Instruct<sup>n</sup>

(iv) Unconditional Instruct<sup>n</sup>

(v) Conditional Instruct<sup>n</sup>

(i) Load Instruct<sup>n</sup>: Used to copy the data into destinat<sup>n</sup> operand which must be a register.

SYNTAX: LD dst, addr



where addr operand  $\rightarrow$  register or memory locat

(ii) Store instruction: Used to copy the data into memory locat<sup>n</sup> specified in the destinat<sup>n</sup> operand.

SYNTAX: ST dst, r

where dst  $\rightarrow$  destination of st is a memory location

r  $\rightarrow$  register.

Computational operation.

(iii) Arithmetic instruction: They are performed using these instructions.

SYNTAX: OP dst, Src1, Src2.

where 1<sup>st</sup> operand, dst  $\rightarrow$  destination

2<sup>nd</sup> & 3<sup>rd</sup> operand  $\rightarrow$  Operands whose R values fetched for operat<sup>n</sup> to be performed

Eg1: ADD R0, R1, R2 // R0 = R1 + R2

Eg2: SUB R0, R0, R1 // R0 = R0 - R1

Eg3: MUL R2, R0, R1 // R2 = R0 \* R1

(iv) Unconditional Jumps: The branch instruct<sup>n</sup> without any condit<sup>n</sup> are called unconditional jumps.

SYNTAX: BR label

where BR  $\rightarrow$  BBranch instruct<sup>n</sup>

(v) Conditional Jumps: Based on the value stored in a register i.e., whether it is +ve or zero or -ve, if branching takes place, then the branch inst<sup>n</sup> are called Conditional jumps.

SYNTAX: BCond or label

where B stands for BBranch,

Cond can be LT, GT, LE, GE, LTZ, GTZ, LEZ, GEZ  
less than, greater than, less than or equal, greater than or equal

$\pi$  → register, contains value such as 0, +u or -u.

Eg1: Bx R0, T1

// Branch to T1, if R0 contains -u value

Eg2: BkTx R1, TR

// Branch to TR, if R1 contains either 0 or -u value

\* Different addressing modes supported by generalized target machine:

1) Direct addressing mode

2) Indexed

3) Integer Indexed

4) Indirect

5) Immediate

(i) Direct A/M:

Address of the data to be accessed is directly present in the instruction, i.e., location is identified by a variable name x.

Eg: `LDP LD R1, x`

// load value stored in memory locat<sup>n</sup> x into R1

(ii) Indexed A/M: The data can be accessed from a memory locat<sup>n</sup> using index. This addressing mode is useful for accessing arrays, where a is the base address of the array & register holds the index value

Eg: `LD R1, a(R2)`

// Access the data stored in  $R1 = \text{contents}(a + \text{contents}(R2))$

(iii) Indexed A/M where memory locat<sup>n</sup> is integer

It is same as previous one except that a memory locat<sup>n</sup> is identified as integer.

Eg: `LD R1, 100(R2)`

//  $R1 = \text{contents}(100 + \text{contents}(R2))$

(iv) Indirect A/M: Contents of the data can be accessed by dereferencing using \* operators as shown below:

`LD R1, *(R2)`

// R2 contains memory local  
the data stored in that  
memory local<sup>n</sup> is copied in  
register R1

`LD R1, *100(R2)`

// R1 = contents (contents(100 +  
contents(R2))

(v) Immediate A/M: The data to be manipulated is directly present in the instruction & preceded by

`LD R1, #100`

// R1 ← 100

### EXERCISE:

1. Generate <sup>code for</sup> 3 address statement for  $x = y - z$

`LD R1, y` // R1 = y

`LD R2, z` // R2 = z

`ADD R1, R1, R2` // R1 = R1 + R2

`ST x, R1` // ~~R1~~ x = R1

2. Generate <sup>code for</sup> 3 address statement  $x = *p$

`LD R1, p` // R1 ← p

`LD R2, 0(R1)` // R2 = contents(0 + contents(R1))

`ST x, R2` // x = R2

(iv) Indirect A/M: Contents of the data can be accessed by dereferencing using \* operators as shown below:

`LD R1, *(R2)`

// R2 contains memory local  
the data stored in that  
memory local<sup>n</sup> is copied in  
register R1

`LD R1, *100(R2)`

// R1 = contents (contents(100 +  
contents(R2))

(v) Immediate A/M: The data to be manipulated is directly present in the instruction & preceded by

`LD R1, #100`

// R1 ← 100

### EXERCISE:

1. Generate <sup>code for</sup> 3 address statement for  $x = y - z$

`LD R1, y` // R1 = y

`LD R2, z` // R2 = z

`ADD R1, R1, R2` // R1 = R1 + R2

`ST x, R1` // ~~R1~~ x = R1

2. Generate <sup>code for</sup> 3 address statement  $x = *p$

`LD R1, p` // R1 ← p

`LD R2, 0(R1)` // R2 = contents(0 + contents(R1))

`ST x, R2` // x = R2

3. Generate code for 3 address statement  $*p = y$

```
LD R1, p // R1 = p
LD R2, y // R2 = y
ST O(R1), R2 // contents(O + contents(R1)) = R2
```

4. Generate m/c code for 3 address statement  $b = a[i]$

```
LD R1, i // R1 = i
MUL R1, R1, 8 // R1 = R1 * 8
LD R2, a[R1] // R2 = contents(a + contents(R1))
ST b, R2 // b = R2
```

5. Generate m/c code for 3 address statement  $a[j] = c$

```
LD R1, j // R1 = j
LD R2, c // R2 = c
MUL R1, R1, 8 // R1 = R1 * 8
ST a[R1], R2 // contents(a + contents(R1)) = R2
```

6. Generate m/c code for 3 address statement

if  $x < y$  goto L

```
LD R1, x // R1 = x
LD R2, y // R2 = y
SUB R1, R1, R2 // R1 = R1 - R2
BGTZ R1, M // if R1 < 0 jump to M
```

## Program of Instruction Cost

\* For simplicity we take the cost of an instruction to be one plus the costs associated with the addressing modes of the operands.

\* A/M involves registers have zero additional cost.

\* A/M involving memory locat<sup>n</sup> or constant have additional cost of 1.

\* For example:

a) LD R0, R1  $\Rightarrow$  cost = 1

b) LD R0, M  $\Rightarrow$  cost = 2

c) LD R1, #100 (RR)  $\Rightarrow$  cost = 3

\* Cost of Addressing mode:

	Mode	Form	Address	Added Cost
①	Absolute direct A/M	M	M	1
②	Register direct A/M	R	R	0
③	Indexed A/M	C(R)	C + contents(R)	1
④	Indirect register A/M	*R	contents(R)	0
⑤	Indirect indexed A/M	*C(R)	contents(C + contents(R))	1
⑥	Immediate A/M	#C	N/A	1

NOTE: Cost of each statement = 1 + Cost (Addressing mode)

## EXERCISES (8.2)

1. Determine the costs of the following instruction sequence

LD R0, y	→	Cost = 1 + cost(AM)
LD R1, z	→	Cost = 1 + 1 = 2
ADD R0, R0, R1	→	Cost = 1 + 1 = 2
ST x, R0	→	Cost = 1 + 0 = 1
	→	Cost = 1 + 1 = 2
		<u>Total Cost = 7</u>

2.

LD R0, i

MUL R0, R0, 8

LD R1, a(R0)

ST b, R1

		Cost = cost(AM) + 1
LD R0, i		Cost = 1 + 1 = 2
MUL R0, R0, 8		Cost = 1 + 1 = 2
LD R1, a(R0)		Cost = 1 + 1 = 2
ST b, R1		Cost = 1 + 1 = 2
		<u>Total Cost = 8</u>

3.

LD R0, C

LD R1, i

MUL R1, R1, 8

ST a(R1), R0

		Cost = cost(A.M) + 1
LD R0, C		1 + 1 = 2
LD R1, i		1 + 1 = 2
MUL R1, R1, 8		1 + 1 = 2
ST a(R1), R0		1 + 1 = 2
		<u>Total Cost = 8</u>

4. LD R0, P  
 LD R1, O(R0)  
 ST X, R1

Cost = Cost(A.M) + 1

LD R0, P	1 + 1 = 2
LD R1, O(R0)	1 + 1 = 2 // ∴ of constant
ST X, R1	1 + 1 = 2

Total cost = 6

5. LD R0, P  
 LD R1, X  
 ST O(R0), R1

Cost = Cost(A.M) + 1

LD R0, P	1 + 1 = 2
LD R1, X	1 + 1 = 2
ST O(R0), R1	1 + 1 = 2

Total cost = 6

6. LD R0, X  
 LD R1, Y  
 SUB R0, R0, R1  
 BKTZ #R3, R0

Cost = 1 + Cost(A.M)

LD R0, X	1 + 1 = 2
LD R1, Y	1 + 1 = 2
SUB R0, R0, R1	1 + 0 = 1
BKTZ #R3, R0	1 + 1 = 2 < ∴ indirect A

Total cost = 7