Module 1 Semi Conductor Diodes & Applications p-n junction diode, equivalent circuit of diode zones Déode, zenes diode as a voltage regulator, Rectification - featfware restifier, Full wave reitifier, Bridge reitifier. apartos filter aquit [2.2.2.3 2.4 of Text 1) photodiode, LED, photo Complex. (2.7.4.2075.2076 79 XX Series & 7805 Fixed IC Vottage Regulator (8.4.4 & 8.45 of Text 1). (RBT Levels L1, 12 & 23)

Sec. 1.


5

Diode approximation; The Diode approximations are (i) I deal diode approximation (i) second appronimation (2)i) lénears precevoise appromination or Frid Ideal Diode Dipprovinction An equivalent circuit is defined as a combinational network of passive elements, voltage source etc. It is used to replace the active device for the purpose of mathematical & Analytical Analysis. In ideal diode equivalent aquit, The diode is as switch. When diode is forward biased. it is treated as short againt, with no desistance being offered, i,e R=052. But when it is severse biased toested of open ajuit. Ideal characteristics are shown below. when reverse biased Resistance is infinity. A D. K 1 If toot x oto oto JVE Reverse Binsed. Forwald V-IR open aquit Binged. Edeard chalanterstics closed winit Second approximation It Es also Called as modified equivelant winit. practically nodiede Es Edeal . Hence for analysing some Cignit more acturate approximation is required. & ip Called Second approximation.

To an ideal equivalent ciguit, add the cut in (or knee) Voltage VK (for Si Deode = 0.7V, Ge Diode = 0.2V). This will shift the characteristics towards right by an amount equal to VK. modified equivalent cifinit is shown before. If y 1 003 >Vf ~ 1+-Dt VK Goomannen @ silicon diode diode. Fig. @ second approximation. piecewise lineas equivelent (appronimation) açuit. The appronemation of chalacterstices will the pop pieces of straight line is Glid linear piecewise approximation. To the modified equivalent cipilit, a forward resistance of rd Es added ag grown in figure. Due to addition of the one vertical straight chaladersticg of modified coppievalent læne will bend towards augent regulting en a slope as shown en figure below when décide ES formand blased. The chorant stants flowing only after VK (volts). The movent then Encodes linearly wêter voltage having a slope of to when diode Es reverse biasid the diode acts as open lig mit offering infinite Jesistance. AIJ. Ve Ideal diode om to to slope=+ piecewise linear model Figure 3. JIq.

Semiconductor Diodes & Applications. Pu-Juntion Diode; pri junitions oure semiconduitor devêces which Conduct only En one d'ereilion. The ph junition comparend bie defined as the junition formed by attaching a p-type & an N-type semiconduitor. once the phjuntian is formend, The change cassiers are subjected to movement across the phjunction. This process is Transport phenomenton. Transport phenomenon is defined as the process of movement of charge cassiers across the p-n junition in the absence of any external electric field. Diffusion process: - It can be defined as the process of movement of majority charge caesiers across the Junition When there is no external voltage applied. Due to diffusion process, the majority charge caeaiers Cross the junction & then meets a charge of opposite polonity on the other side of the pn-function & the Charge gets neutralized. The process of charge concellation is called recombination. Due to Recombination process on either side of finition a region exists with only change capations is Called depletion region. This degion contains retater electrons hor holes.

(2)



Blaseng of prjunction Diode · Applying external D.c vottage to any elaboriz devece és called beaseng · p-n function allows current flow only in one derention, under beased condition. · Depending upon the polosity of the doc vottage exteenally applied to it, the biasing is classified as Folward brasing & Reverse brasing. Explain the Types of Diodes. The disdes classified based on (1) Foeward constant carrying capacity @ Reverse voltage with standing capacity. Reverse voltage Diode Fogward areant Capanily SI.NO. Coparity. upto 100mA Low cueant upto 75V |. medium current up to 400 mm upto 200 V Several 100Volle 2. Few ampeals large meent 3.0 Cutrode attode. Colour A 6 medium areast band O Low allert (pover Diode latrode. **⊡**→ () @ - Lage weant.

· Low and medium cuelent déodes are comated En ciquet by soldering treir leads to the Connecting terminal. The heat generated by these diodes B not very high & cally called away by convertion to the ingroundings. o The heat generated En case of night went didde Egvery high and hence these diades are stud mounted and provided when head staks made of metablike copper or aluminium. The heart sinks provide large smofne area so that heat cambe easily transferred to the sourcoundings. Characteristics and parameters. Forwood and Reverse characteristics. 3-· If Anode (P-Side) Es connected to the touring of exteend voltage source (battery) and catrode to negative terminal of external Voltage Lource. Juen Diode Es Said to be forward blaged -<----VAL A P N N. K I Depletionreging @ pisde under forward blaged Condition. The holes of ptype semiconduitor move forwards the function. And the electrons En the h-hype Semiconductor are pushed towards the juntion. because of the external supply voltage. These movement of charge Greaters Contribute Flow of Chraent and diade is known as conducting.

The width of depletion region decourses due to movement of majority charge carrier forwards the function. • The menimum voltage recognized for the majority Charge Caesiers to cross the function is Called bassier potential. for si décide bassies potential is 007 Volts. ge deode to mais 0.3volts · As voltage VAK Encreases beyond balaries potential more number of charge carefier are publied across junction & hence the accent through the deade Empresses exponentionally. as shown in V-I curve Reverse chaenteristic9. The diode is said to be reverse blased when the anode voltage & negative With respect to cathode. Ese Anode Commented negative terminal of power Supply & Cathode to possive terminal of one power enonus. sopply. VALES The voltage across the deode & IAES THE VAK n + majority charges + + + K menority + + + + K menority + + + + K menority Charges. Culent through the dede. A, G TA + O++ Depletion region. MM @ Diode under reverse biased Condition. The majority charge causies from beta sides are pulled away from the function. This is belowe of force externed by the externel voltage on the charge causilies.

Since majority charges monds away foom junition trug doesn't Contrîbute to are flow of current & diode is said to be not Conducting. Even though the small number of minority change Carriers goe presend towerds the pro-juntion by The external voltage. The movement of menority changes Jesuits Ey Ere Current Grough The diode. Sence the menority charges are small in number, the Creent through the dide By very small & is celled reverse saturation cueant. Sence Current Es small, it is neglected. and are diode is said to be in OFF Condition. . The vaciation of cheent is known below. reverse biosing increases are depletion region wid or. ohn a geverse voltege Encreales beyond specific value, The projunction breaks down & aleast Pecreate deasticity (OR Encreases En reverse direction). The reverse voltage at which the p-hjuntion breaks down Es couled severe breakdown 'voltage of peak) Enverec voitage. (PIV). If (mA ~°0~ SIF Revence breaktory 60 Voltage. 50 -25.20 ZVE $(V) \leftarrow -7S$ < /1 1 1 0:102030.005+60.7 < /180 nA $(V_{\rm F})$ Voll8. Fig: Forward & Reverge -+-200 pm + independentities for a silicon diode. *IR $(\mathbf{n}\mathbf{A})$.

Now for a forward blased condition, the blas voltage, V 28 considered positive & here exponational index has positive sign. Due to Gies I << e V/mvr. hence negleting 1. II= To evinval It shows that once beas voltage exceeds out in Voltage, the folload current Encredes exponationally. In reverse blaged condition, the blag voltage VBS tocated negative & due to this exponential Endextons negative sign - so EVINVTXXI. here neglating If=JoeV/nVr exponential team. we get $J_{R} = J_{O}(-1) = -J_{O}$ D. A silicon diode operates at low values of cullent. -+-1/ The diode is under forward K break biaged condition. The reverse dom diode is 10mp. The Voltage VI characteristics of p-3 judion region. across the diode & 0.5V. Find the around through the diode given:- Io = 10 nA V=0.5V t=25°C M=2 (8° diade (norants) $V_T = t^{*} + 273 = 25.68 \times 10^3 V$ 11600 = 0.02568 V. $I = I_0 \left[e^{\sqrt{m} \sqrt{m}} - 1 \right]$ Find I = ? = 10 × 109 [e^{2(0.02568)} - 1] = 0-169 ×10° A = 0.167 mA (6)

(2) A germanium diade operates at room temperature
of 22°C with a forward current of 40mm office
forward voltage across diade to 0 = 45 V. Find the
forward voltage across diade to 0 = 45 V. Find the
given.
$$t = 22°C$$
.
 $I = 40x10^3 A$ for germanium diade $\eta = 1$.
 $V = 0.25V$.
 $I_0 = ?$
 $I = I_0 \left[e^{V_{11}V_{1}} - 1 \right] = 0.025$.
 $I_0 = \frac{I}{e^{V_{11}V_{1}} - 1} = \frac{40x10^3}{1600}$.
 $I = I_0 \left[e^{V_{11}V_{1}} - 1 \right] = 0.025$.
 $I_0 = \frac{I}{e^{V_{11}V_{1}} - 1} = \frac{40x10^3}{2.2025}$.
 $I_0 = 1.816 = \frac{100}{2.2025}$.
(3) In an application the germanium diade consider
a current of 5710A under forward binsed condition
The diade operates at a temperature of 100°C. The
reverse saturation current of the diade.
given: $\eta = 1(e_F) + 1 = 100°C$ $V_T = 273400$
 $I_0 = 541A$ $= 0.057A$.
 $I = 511AA = 0.057A$.
 $V = 2 = 13400$
 $I_0 = 541A$ $= 0.057A$.
 $V = 2 = 100°C$ $V_T = 273400$
 I_{1400} .
 $I = 511AA = 0.057A$.
 $V = 1 = I_0 \left[e^{T_{11}V_{1}} - 1 \right]$ $\log e \left[\frac{T}{10} + 1 \right] = \frac{V}{V_{11}}$
 $\frac{T}{I_0} = \left[e^{T_{11}V_{1}} - 1 \right]$ $\log e \left[\frac{T}{10} + 1 \right] = \frac{V}{0.022}$.
 $I_0 = \frac{V}{10} + 1 = e^{T_{11}V_{1}}$ $I_0 = \frac{V}{0.021}$.

Static and Dynamic Desistance.
Static resistance:
It is also celled as DC resistance is defined as a ortio
of DC voltage across are diede to the resulting DC focused
Durant theory it.
Rec = focused PC voltage in D =
$$\frac{V_F}{I_P}$$

Rec - Vessies from AOR-TOR.
Rec - Vessies from AOR-TOR.
The diede to diede to an one possistance officed by
the diede under focused be satisfance officed by
the diede under focused be caused in focused AC
focused resistance
It is defined of valio of change in focused AC voltage
to the change in diede to caused.
Red = $\frac{1}{\Delta I}$.
Red = $\frac{1}{\Delta I}$.
 $R_d = \frac{1}{\Delta V}$.
 $R_d = \frac{1}{\Delta V}$.
 $R = I_0 \begin{bmatrix} e^{N_H} - I \end{bmatrix}$
 $I = I_0 \begin{bmatrix} e^{N_H} - I \end{bmatrix}$
 $I = I_0 \begin{bmatrix} e^{N_H} - I \end{bmatrix}$
 $I = I_0 \begin{bmatrix} e^{N_H} - I \end{bmatrix}$
 $differentiate eq^{N_H} for expect to V.$
 $\frac{dI}{dV} = \frac{dV}{dV} \begin{bmatrix} I_0 e^{N_H} f \end{bmatrix} = I_0$
 $\frac{dV}{dV} \begin{bmatrix} I_0 e^{N_H} f \end{bmatrix} = I_0$
 $\frac{dV}{dV} \begin{bmatrix} e^{N_H} f \end{bmatrix} = I_0$

P

$$\frac{dI}{dv} = T_{0} \in \frac{\sqrt{h}\sqrt{r}}{h\sqrt{r}}$$

$$\frac{dI}{dv} = T \cdot \frac{1}{h\sqrt{r}}$$

$$\frac{dV}{dI} = \frac{1}{T} \cdot \frac{1}{h\sqrt{r}}$$

$$\frac{dV}{dI} = \frac{1}{T} \cdot \frac{1}{h\sqrt{r}}$$

$$\frac{dV}{dI} = \frac{1}{T} \cdot \frac{1}{T}$$

$$\frac{dV}{dI} = \frac{1}{T} \cdot \frac{1}{T}$$

$$\frac{1}{T} \cdot \frac{1}{T} \cdot \frac{1}{T} \cdot \frac{1}{T}$$

$$\frac{1}{T} \cdot \frac{1}{T} \cdot \frac{1}{T}$$

 \bigcirc

ALC: N

V-I chasauteristics of zene? diade

$$V-I \ chasauteristics of zene? diade
Zene?
VZ(V)
VZ($$

Zener diode as a voltage regulator

Voltage regulators are the devices used to maintain Constant Voltage across a load despite of fluctuations in the input Voltage and load currents. The zener diode in its oeverse bias region is widely used as a voltage regulator as it continuous to operate till the magnitude of current becomes less tran Iz(min). The typical voltage regulator is shown in figure (). The Cener diode of breakdown Voltage Vz Es Connected to the Soupply Voltage En reverse direction. For all the Values of cursomet within the breakdown region. The Voltage across the diode will remain fixed at Vzs giving a constant supply geors its load. The resistance Rs controls the chorent flowing in the cirmit. Cale (i). When no load is Connected (IL=0). When there is no load resistance RL 3 then IL=0. The Chorent flowing in the Circuit entirely palses through The diode déssipates maximum power. Series resistor Es sefected carefully to maintain the power dessepation wêth En the range of maximum power dissipating apability of the diode. Apply KYL to are circuit. $V_{s} = \frac{1}{12} \sqrt{\frac{1}{12}} V_{o} = V_{z}$ $V_{\rm S} - \Gamma_{\rm Z} R_{\rm S} - V_{\rm Z} = 0.$ The worsant Iz blowing in the Resistor is given by $\frac{T_z = V_s - V_z}{R_s} R_s = \frac{V_s - V_z}{T_z}$

[9)

when load resistance RI ES Connected Case D. across one diode. A RL NS Vout=VZZ RL ovi Zoner dio de agavo Hage regulator. Here, since the load is parallel to Zenerdide, the output voltage will be equal to Vz. The Zener Current must Always be above Iz(min) [Current for which the stabilization of voltage is effective]. The higher limit of current allowed to flow in the Circuit depends upon the power dissepating Gapability of the Components used. Apply KVL to the above ciquit. $J_z + J_L = V_s - V_z$ Rs $I_S = I_Z + I_L$ The voltage regulation can be done through two technique?. 1 l'éne regulation. 2. Load segulation. Line Regulation : - In this case, series resistance and load resistance are kept constant and it is allouned teat all the variations in voltage asise due to fluctuations in Enput power Supply.

The regulated output Voltage is a chilered for input
voltage above Cectain minimum level. The
personage of regulation. is given by

$$\Delta V_0$$
. X 100
 ΔV_0 is the change in output voltage.
Voltage 3 and ΔV_0 is the change in output voltage.
for a positicitien: -
Here, a contract change is fixed while the load resistance
Here, as the load resistance is maintained above
a minimum value. The perintage of regulation is
given by:
 $\left(\frac{V_{NL} - V_{FL}}{V_{NL}}\right)$ X 100
Notice Vise is the voltage across the constant died when no
load is applied (R=0).
VPL Full Load Voltage across the const diede when no
 R_L value is maximum.
3. Series resistance Also Venes. Sit is given by
 $R_{min} = \frac{Vi(min) - Vz}{TL(min) + Tz(min)}$.
Rung < R < Rmm.

The calcult of bigure has a zener diode connected actors
Fic. lood.
(a) For R_1=180. , determine
$$I_{1} = I_{1} = I$$

$$R_{L} = \frac{V_{0}}{I_{L}} = \frac{V_{0}}{I_{Lmen}} = \frac{SV}{20mA}.$$

$$\left[\frac{R_{Lmen} = 250\Omega}{R_{Lmen}} \right]$$

$$\frac{V_{lmen} - V_{Z}}{I_{Zmin} + I_{Lmen}} \Rightarrow R.$$

$$\frac{8 - 5}{5mA + 90mA}$$

$$\frac{120 > R.}{[R < 120\Omega]} \Rightarrow \Omega$$

$$\frac{V_{lmen} - V_{Z}}{[R < 120\Omega]} \ll R$$

$$\frac{I_{Zman} + I_{Lmin}}{I_{Zman} + I_{Lmin}} \Rightarrow \Omega$$

$$\frac{12 - 5}{(80mA + 0)} \leq R.$$

$$R > 8hS\Omega \Rightarrow \Omega$$

$$P_{2man} = P_{0} = V_{2}T_{2max}.$$

$$T_{2max} = \frac{P_{0}}{V_{2}} = \frac{sconto^{3}}{10} = somt.$$

$$V_{amin} = V_{0}, \qquad > R.$$

$$I_{2min} + J_{man}$$

$$\frac{13 - 10}{5m + 10mt} > R.$$

$$I_{2coo > R}$$

$$R_{2coo > 1}$$

$$V_{aman} = \frac{V_{0}}{2} < R.$$

$$I_{2man} + J_{man}$$

$$\frac{17 - 10}{2} < R.$$


$$I_{40} < R.$$

$$R = \frac{140 + 200}{2} = 170 \Omega.$$

$$R_{1} = \frac{V_{0}}{T_{1}}$$

$$R_{1} = \frac{V_{0}}{T_{1}} = \frac{10}{1000 \Omega}.$$

$$\left[R_{12}\right]$$



Hall wave Reetifies : Hay wave rentifier Es a cirmit which provides an oulput only during one half eycle of one Euph and zero output for the other half yele. Vout. Half-wrave pulsating DC) ratifier Ac Expet output. The hay wave recligier using the diade is shown below. The transformer is used to either step-up or step down, the ac Enput voltages, A diode in series with the transformer and load is used in half wave Ratifieg. \mathbb{D} AC VS B VS Vout

Working. During positive half cycle of the input signal (ac), The Diode Anode terminal becomes posifive with respect to the other end. The piode D is forward biased and acts as ghost cignit, Thus and flows in the ciquit. During negative half cycle of the AC input. The diode Anode terminal becomes negative with respect to end Vo=ILRL B. The diode D is reverse biased and alts as open aijauit thus no current flows. VD=OVOIt. Vm T Vin - Vmsinwt >time. KingV > time Analysis of have wave subified we use performance parameter. · ac power (Pac) · DC output voltage. (VDC) . RMS output voltage (Vams) DC paser (pp) · Ripple faiton (7) · Efficiency (N) · DC ontput meat (Idc) · Rus output meent (Iems) · peak Inverse voltage. (PIV).

To find an expression for de putpet voltage
De output voltage is also known as the average
Value of the output voltage.

$$V_{DC} = \frac{area under one yele}{period of one cycle}$$

$$\begin{cases} V_{0} = V_{m} SinWt & for o to T \\ V_{0} = 0 & for T to 2T \end{cases}$$

$$V_{DC} = A defined as the satio of area endosed
under one uple of the output waveform to the period
of one uple.
$$V_{DC} = \frac{area under one uple}{period of one area} endosed$$

$$Under one uple of the output waveform to the period
of one uple.
$$V_{DC} = \frac{area under one uple}{period of one area}$$

$$V_{DC} = \frac{area under one uple}{period of one order.}$$

$$V_{DC} = \int_{0}^{2T} V_{0} dwt = \int_{0}^{T} V_{m} SinWt dwt$$

$$= \begin{bmatrix} -V_{m} \cos wt \\ 2T \end{bmatrix}_{0}^{T}$$

$$V_{DC} = \frac{V_{m}}{2T} \begin{bmatrix} -\cos T + \cos 0 \end{bmatrix}$$

$$= \frac{V_{m}}{T} \begin{bmatrix} -(-1) + 1 \end{bmatrix} = \frac{2V_{m}}{2T} = \frac{V_{m}}{T}$$

$$\int_{0}^{T} U_{DC} = V_{m} \begin{bmatrix} -(-1) + 1 \end{bmatrix} = \frac{2V_{m}}{T} = \frac{V_{m}}{T}$$


$$\int_{0}^{T} D_{C} = I_{m} \text{ or } I_{M} = \frac{V_{m}}{T}$$

$$I_{DC} = \frac{V_{dc}}{T} = \frac{V_{m}}{T} + \frac{1}{R_{L}} = \frac{1}{T} I_{m} * R_{L} = \frac{V_{m}}{T}$$$$$$

To find an expression for RMS putpet voltage.
The rms: voltage is also called effective voltage.
It is faind as square root of the ratio of area
enclosed under one uple of the squared output
waveform to the period.
Here one uple is form oto 2T.
Vans =
$$\int_{0}^{2T} V_{0}^{2} dwt$$
.
 $Vans = \sqrt{\int_{0}^{2T} V_{0}^{2} dwt}$.
 $Vans = \sqrt{\int_{0}^{2} V_{0}^{2} dwt}$.
 $Vans = \sqrt{\int_{0}^{2} V_{0}^{2} dwt}$.
 $Vans = \sqrt{V_{0}^{2}} \sum_{2T} \sqrt{\int_{0}^{T} (1-\cos 2wt) dwt} dwt}$.
 $= \sqrt{V_{0}^{2}} \sqrt{V_{0}} \sqrt{V_{0}} \sum_{2T} \sqrt{V_{0}} \frac{1}{2} \sqrt{V_{0}} \sum_{2} \sqrt{V_{0}}$

() Ripple factor.
It is defined as the measure of a component in the order of the realised.
Ripple factor =
$$v = rms$$
 value of a component.
d component of only the value of a component in the realised output.
Vac \Rightarrow runs value of a component in the realised output.
Vac \Rightarrow runs value of the combined waveforms.
Vac \Rightarrow runs value of the combined waveforms.
Vac \Rightarrow runs value of the combined waveforms.
Vac $= \sqrt{Vac^2 + Vac^2}$
 $Vac = \sqrt{Vac^2 + Vac^2}$
 $Vac = \sqrt{Vac^2 - Vac}$
 $Vac = \sqrt{Vac^2 - Vac^2}$
 $Vac = \sqrt{Vac^2 - Vac}$
 $Vac = \sqrt{Vac^2 - 1}$
 $Vac = \sqrt{V$

$$\begin{split} \eta &= \frac{P_{dc}}{P_{ac}} = \frac{V_{m}^{2}}{\pi^{2} * R_{L}} = \frac{4}{\pi^{2}} = 40.5\% \\ &= \frac{V_{m}}{\pi^{2}} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{R_{L}}{\pi} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{R_{L}}{\pi} \\ &= R_{L} \\ &= \frac{V_{m}}{\pi} = \frac{V_{m}}{\pi} = \frac{T_{m}}{\pi} \\ &= \frac{R_{L}}{\pi} \\ &= \frac{R_{L$$



operation: - During the hard cycle of the ac imput Voltage end A becomes positive with respect to end B The diode DI Es forward biased & conducts diode D2 is reverse biased and acts as open againt and will not Conduct as shown frig@. Thus Diode Di Supplies The load areant. The Conventional accent flow is through dide DI, load Diving -ve hay yell of the A'C input vo Hage resistor RL: end A becomes -ve with respect to end B, the diode P2 is forward biased and conducts while diade Di is reverse biased and acts as open ciperit and will not conduct. The Diode D2 Supplies the load current the Conventional Cuesent is through diode D2, Load resistor RL. Tuesefose for both the half cycles the week flows through load in the same direction. Hence we get two hay yeld for one input signal. Analysis of the full wave realifier; -The performance parameters all () DC output Voltage 2 RMS output voltage @ Ripple foutor (4) Efficiency Dc. output voltage 5-The de output vottage can abobe Gilled due average value of the output voltage.

The de output voltage is defined as the ratio of area enclosed under one yell of the output waveform one yele is from oto T. let the output voltage of the outifier be expressed as Vo=Vusinwt. VDC = area under one cycle peariod of one yele. = So VmS2 Must $V_{DC} = \int_0^T V_0 \cdot d\omega t$ $V_{DC} = \left[- V_{m} \cos \omega t \right] T$ $VDC = Vm \cdot \left[-\cos \pi + \cos \sigma \right]$ $= \frac{V_{m}}{T} \left[-(-1)+1 \right] = \frac{2V_{m}}{T}.$ VDC=2Vm. Expression for RMS output voltage This voltage is also called effective voltage. The RMS value of a Continuous-time Waveform is the Square root of the airthmetic mean (meage) of the squares of the original values. . let the output of the settifier is Vo=VmSinwt. The ams output voltage is found as square oost of The satio of alea enclosed under one cycle of the Squaled output waveform to the period of one cycle. In above waveform, one yele is from o to T.

R

$$V_{RMS} = \sqrt{\frac{area enclosed under one cycle que}{Squared output waveform}}} = \sqrt{\frac{\int_{0}^{T} V_{0}^{2} dut}{T}} = \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} = \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} \sqrt{\frac{V_{0}}{T}} = \sqrt{\frac{V_{0}}{T}} \sqrt{$$

Vans is the one value of the Combined Wheepoans.
The ans' Voltage can be

$$Vars = \sqrt{Vac^2 + Vbc^2}$$

 $Vac = \sqrt{Vac^2 + Vbc^2}$
 $Vac = \sqrt{Vac^2 - Vbc}$
Ripple fordog = $3 = Vac$
 Vac
 $3 = \sqrt{Vans} - Vdc}$
 Vbc
 $= \sqrt{\frac{Vans}{Vac}}^2 - 1 = \sqrt{\frac{Vac}{2Vn}}^2 - 1$
here $Vars = Vn$.
 Vbc
 Vbc
 Vbc
 Vbc
 Vbc
 $Vac = 2Vn$.
 $Vdc = 2Vn$.
 $Th is defined as the satio of dc
power delivered to the load to the total dipath inputpower.
 $n = \frac{dc}{piv}$ load to the total dipath input
 $N = \frac{Pdc}{Piv}$.
 $N = \frac{Pdc}{Piv}$.
 $Th is de the winit Vn is peak value of
 $Secondary voltage$.
 $Th is for winit Vn is peak value of
 $Secondary voltage$.
 $Th is for up the cignit.$
By applying the is low peak wereat Tn (on be
 $expressed as follows$.$$$

(19)

peak load custent
$$I_{n} = \frac{Vm}{R_{b}+R_{t}+R_{L}}$$

Here I_{dc} is one dc load custent
 $P_{dc} = J_{dc}^{2} R_{L}$
Here $B_{R} = IS_{ms}^{2} (R_{b}+R_{t}+R_{L}) - \cdots$
isture $R_{b} - resistance of the followed biased diode
 $R_{t} - is$ the presistance of Second car winding.
 r_{b} the transformel.
 $\eta = \frac{Pdc}{Pt} = \frac{J_{ac}^{2} R_{L}}{I_{ms}^{2} (R_{b}+R_{t}+R_{L})}$.
 $= \frac{\left[2Im\right]^{2}R_{L}}{\left[\frac{Tm}{V_{L}}\right]^{2}(R_{b}+R_{t}+R_{L})}$.
 $I_{dc} = \frac{2Jm}{R}$
 $I_{ms} = Im$
 $\frac{Im}{V_{2}}$
 $R_{b} + R_{t} + R_{L}$.
 $r_{b} = 0.81 \frac{R_{L}}{R_{b} + R_{t} + R_{L}}$
 $r_{c} = \frac{N}{R}$
 $V_{ans} = Vm$
 $V_{bc} = Ipc \cdot R_{L}$.
 $V_{ans} = Vm$
 $V_{bc} = Ipc \cdot R_{L}$.
 $V_{ans} = Im$
 $V_{ans} = Im$
 $V_{bc} = Ipc \cdot R_{L}$.
 $R_{b} + R_{t} + R_{L}$.
 $R_{ms} = ImN$
 $R_{ms} = ImN$
 $R_{b} + R_{t} + R_{L}$.
 $R_{ms} = ImN$
 $R_{b} + R_{t} + R_{L}$.
 $R_{ms} = ImN$
 $R_{b} + R_{t} + R_{L}$.
 $R_{a} + R_{t} + R_{L}$.
 $R_{a} + R_{t} + R_{L}$.
 $R_{a} + R_{t} + R_{L}$.
 $R_{b} + R_{t} + R_{L}$.$

A full wave realities (centre taped realities) with
a centre tapped gecondary supplies proves to a
load of 500 S2. The input voltage to the drawing
load of 500 S2. The input voltage to the drawing
load of 500 S2. The input voltage to the drawing
load of 500 S2. The input voltage to the drawing
load of 500 S2. The input voltage value of load
consider to load cuerent, sms & average value of load
voltage, ripple fautor. & Ethiciany of the delifier.
Good deli: - Vm = 100 V, RL = 500 S2. , Rb = 10 S2.
Find IDc = 2 Irms = ? Voc = 2 , Vans = 2
Ripple fautor;?
$$\eta = ?$$

Ans:- Im = Vm . = 100 .
 $Rb = 10c + RL = 0.126 = 0.1286 A$.
 $Tms = Im = 0.196 = 0.1386 A$.
 $Vb = Ioc + RL = 0.124 + 500$.
 $= 62 V$.
Vrms = Irms + RL
 $= 0.1386 \times 500$.
 $= 67.3V$.
Ripple fautor = $0.281 \times RL$.
 $(Rb + Rt + RL)$
 $= 0.81 \times \frac{500}{(10+0+500)}$.
 $\overline{\eta} = 0.7941$

D

Support of

Bridge Reefifier 3-Is a ciquit which provides output during both half cycle of the input. Bridge _____ wt Block diagram of Bridge Rectifier. The bridge Reitifier using the four diodes and a transformer is shown. The Transformer in The given is used to either step-up or step-down the accimpnt voltages. Four diodes are connected to the Secondary windings of the transformer. [Load. ciquit diagram of bridge Reutifier. During The positive half cycle of the input signed Working = let the terminal A becomes positive & the terminal B becomes negative. The diode D18 b2 are bogwood biased & D3& D4 are reverse biased. The algent flows through the diode DI, D2 and the load. Hence we get the Voltage across the load. input. II Load. bridge Redifier during positive half cycle.

During negative half cycle of the Enput stignal, the terminal à becomes negative à tre Terminal B become positive. D3 8, D4 Forward blased D2& D1 Reverse brasud. The current flows through the diade Dz, D48, the load Henre we get the Voltage accoss the load. ac IT R_=load. (UNUU) Brêdge Reitifieg during negative half agele. Note: Senre two diodes conduct during any of the half Cyclo. For efficiency & peak current Calculation 2Rb In analysis bridge relifier is same as that of full wave Reitifiq with Centre Fapped transformer. DC output current Ipe = 2 Im Formelae oms output current Irms = Im Noload DC output Votage Voc= 2.Vm Nolond Rms oulput Voltage Voms= Vm When the resistance of transformer & Diode is considered Fran VDC = IDC * RL & Voms = Irms × RL peak load current Im = Vm. $(2R_{b}+R_{L}+R_{L})$ ripple factor (3) = 0.483. $efficiency = N = 0.81 \frac{RL}{2R_0 + R_E + R_L}$

A Full wave Rectifies with a Centre topped scanday.
Franctioner supplies power sw to a load of 100.52.
Find the Expert voltage to Field with - The Transferrer
has a secondary resistance of 2552 - Consider Re=202.
Re=202 P=5W.
Re=202 P=5W.
Re=202 Find Vm=9
We know that
Output power =
$$J_{dc} \times R_{L}$$
.
 $5 = J_{dc} \times 100$
 $J_{dc} = \sqrt{5/100}$
 $J_{dc} = \sqrt{5/100}$
 $J_{dc} = \sqrt{5/100}$
 $J_{dc} = 2 I_{m} = J_{m} = J_{dc} \times R_{L}$
 $= 0.2236 \times K$
 $Peak load cullert Im = Vm.
(Ry+Ry+Rk)
 $Vm = Im(R_{b}+R_{c}+R_{c})$
 $= 0.35135 (20 + 100 + 25)$
 $= 0.35135 XW = J_{m} = 3M$$

$$\begin{array}{c|c} \begin{array}{c} \begin{array}{c} \begin{array}{c} A & Bridge & Restricted has Imput voltage of lossimit \\ \hline The diade resistance is 50.2. Is the load resistance is 950.2. Find the dc output voltage. Simple failes, is 950.2. Find the dc output voltage. Simple failes, is 950.2. Find the dc output voltage. Simple failes, is 950.2. Find the failes, $\eta = 2$. Find Vans, Ripple failes, $\eta = 2$. The $= \frac{Vm}{2R_{1}+R_{1}+R_{1}}$ food $= 0.06366A$. The $= \frac{Vm}{2R_{2}+R_{1}+R_{1}}$ food $= 0.06366A$. The $= \frac{Vm}{2R_{2}} = \frac{0.0636}{R} = 0.06366A$. The $= \frac{0.0}{1} = 0.071A$. V_{2} where $= 100.71A$. V_{2} where $= 100.71A$. V_{2} with $= 0.071X950 = 67.45V$. V_{2} with $= 0.071X950 = 67.45V$. V_{2} with $= 0.071X950 = 67.45V$. V_{2} with $= 0.814 + \frac{R_{1}}{R} = 0.814 + \frac{950}{1000} = 0.77$. $\eta = 0.814 + \frac{R_{1}}{R} = 0.814 + \frac{950}{1000} = 0.77$. $\eta = 0.814 + \frac{R_{1}}{R} = 0.814 + \frac{950}{1000}$. Filted, $= 1000$ filted is a circuit that generates the AC A filter left wave restricting with a capacitor filter. Component present in the putput of a vertifier. V_{2} with $= 1000$. V_{2} with $= 1000$ for V_{2} with $= 1000$. V_{2} with $= 1000$ for V_{2} with $= 1000$. V_{2} with $= 1000$. V_{2} with $= 1000$ for V_{2} with $= 1000$ for V_{2} with $= 1000$. V_{2} with $= 1000$ for V_{2} with $= 1$$$

The output of the realities is the input to the filter. when diode reverse biased or formand biased. Depending on that filter works Vi > Vc. when The diode is in focused bias condition & conducts ausent through the load accoreant resistor RL. Hence The custent produces comoutput voltage across the Load resistor RL, which has the similar output to that of hay wave rentifier. . At the same time the Capacitor is charged. At the end quaster aycle, when the input voltage reaches The maximum value, capacitor also changes to the maximum input valué. when input voltage falls below peak value. VELVC. · The Diode overse biased. Anode Voltage less than Capacital (Cathode) Voltage. ... No current flows through the Diade. · The Capacitor which has been already changed streets discharging through the Load resistor. . As capacitor dischaeges, The capacitor & voltage & henre the output voltage magnitude decreases. Average 17 Capacitor Capacitor discharges _____ Charges . / VR-PP. v1g ---= Vomint > 90 1= 180 -> 0 1= 1 -> 02 5t €-360 ----The output waveform of hay wave renti fiel With Carpanifor filleg.

Full wave sectifies with a capaliter fitter dicharge Nen 1 NYS 3116 DA RETCVO k Rentifier -> < Filter > Figo Fullwave ratifier with caponitor filter. when Diode is forward blaged & conducts weent Frange The Load resiston RL. Have The cullent produce on output vottage across the Load resistor RL, which has the same shape as the Emitial input. Diving this time, the capacitor is charged. The Enpit Voltage reaches the maximum Value, the Opanitor charged to the maximum Value of the imput Case @ Vien < Vp. wohen the Eupht voltage fails is dow The peak value. Voltage. The deude is reverse blaged sime Dunde voltage Cirput voltage) becames less than the diade cathode Voltage (capanitor voltage). So no current through the During reverse blasing of Diode, the Capacitor starts descharging through the Load resistor. o the descharge culent of the capatiton produces Voltage across the load resistor; hence we get The output voltage. The.

(2_3)

A Full wave Retified With a Centre tapped Secondary
transformed topplies power 5W to a load of 1002.
Find Ge impt voltage to OTE cifact of the transformer
has a secondary redistance of 25 PL. Take the
Rf = 20 Sta
Sol N: - given RL= 100 St Rf = 20 St Rf = 25 St.
Find Vm.
We know Otet
Output proved = Ide × RL

$$S = Ide^{2} \times 100$$
.
 $Ide = \frac{5}{100}$
 $Ide = \sqrt{\frac{5}{100}} = 0.2236 \text{ A}.$
2 Im = Ide => Im = Ide × K
 $R = 0.35135 \text{ A}.$
peak load current Im = Vm.
 $Rg + Ri + RL$
 $Um = Im(Rg + Rt + RL)$
 $= 0.35155 \times 105.$

PRoblems on finil wave Retifies
A full wave reutifies with a cable topped transformer
Recording supplies power to a load of 1002. The
Recording supplies power to a load of 1002. The
cable to these to the cif with the load of 1002. The
cable to these to the cif with the load of 1002. The
cable to these to the cif with the least the load
a transformed having a secondary resistance of
a transformed having a secondary resistance of
a transformed having a secondary resistance of
cattering a feasing output voltages, repple feator
wattering a feasing to the diverses, to the diverse to the
part power, imput power, a left integes, represent
part power, imput power, a left integes, represent
part power, imput power, a left integes, represent
part to the power of the diverse to the diverse to the down
a transformed to the diverse to the diverse to the diverse
prime. Vm = 10 × V2 RL = 100.52, Rf = 10.13, Rt = 25.2.
Find Tdc = 2 Trans = 2 Vdc = 2 Vras = 2 J = , Pan, Pont
Solver to the peak load waves time
$$\frac{9m}{Rt + Ret Rt}$$
 integers
 $= 0.1047 A$.
Tdc = $2 Im = \frac{2 \times 0.1047}{V2} = 0.00666 \times 100 = 10.0066A$.
The $\frac{1}{T} = \frac{0.00666 \times 100}{V2} = 0.0066A$.
Nor = $Idc \times RL = 0.00666 \times 100 = 7.4 V$.
Norw = $Imp \times RL = 0.00666 \times 100 = 7.4 V$.
Norw = $Imp \times RL = 0.00666 \times 100 = 7.4 V$.
Power = $Imp \times RL = (0.0067)^2 \times 100 = 0.444 \text{ MM}$.
Power = $Imp \times RL = (0.0067)^2 \times 100 = 0.444 \text{ MM}$.
Ripple factor () = 0.483
 $\gamma = 0.812 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.812 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.812 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.812 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.0612 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.0612 \times \frac{RL}{RL + REt + Rt}$
 $\gamma = 0.0612 \times \frac{RL}{RL + Rt + Rt}$

A Full wave Ratifies is supplied power tronge or step
down transformer with a primary imput voltage of
250V. The turns-ratio of the transforme is 10. The
load resistance is 1k2 or the resistance is the Secondary
windings of the transformed is 122. I that of diodo
windings of the transformed is 122. I that of diodo
windings of the transformed is 122. I that of diodo
windings of the transformed is 122. I that of diodo
is 135. Caludate the dc & orns value of the output
Voltage. Find Regulation.
Solution:- secondary voltage = VP: = 250 = 26V.
turns ratio = 10, RL=1K2, Rt=122, Rf=132
Find, Vdc, Vans, Regulation.
Solution:- secondary voltage = VP: = 250 = 26V.
turnstio 10

$$B_m = Va V_S = V_{2,k} 2S$$

 $= 35.35V$.
peak load consect $Tin = 9m$. = $35.35V$.
 $Farmentio = 10 \cdot 0345A$.
 $Tdc = 2.1m = 2.40.024S = 0.024A =$
 $Trms = Tin = 0.0024S = 0.024A =$
 $Trms = Tin = 0.0024S = 0.024A =$
 $Va = 14c + RL = 0.0224S + 1000 = 21.95V = 22V.$
 $Vary = Trms \times RL = 0.0243A \times 1000 = 240.39 = 25V$
 $Vary = Trms \times RL = 0.0243A \times 1000 = 240.39 = 25V$
 $Vary = Trms \times RL = 0.0243A \times 1000 = 240.39 = 25V$

.

Problemon half wave Ratifiel :-(2) A hay wave reitigier is emplied power terrouger a step down to aneformer when a painary Enput voltage of 250V. The primary to secondary thong rate 0 06 The transformer is 10. The Load resistance is IKR. The resistance top the Secondary winding of the Francjoemer is 122 & that of diode is 13.2. almoste de & ons value of the output voltage. Also Find the Regulation. RL=1KD tums ratio= 10, $V_P = 250V$, R1=125 Sol~ : -Rf=13.2 VS = <u>Vp.</u> = primary ilp voltage fourier ratio furme ratio $V_{dc} = ?$ Vams =? $= \frac{250}{10}$ Regulation = ? RE RE RE = 25. $N_m = \sqrt{a} \times \sqrt{s}$ = 35°35V The peak Load anorat $I_{m} = U_{m} = 35.35$ (RI+RE+RL) 1025. 20.0345A. $V_{dc} = T_{dc} \times R_L = 10.97 V_{.}$ Idc = Im = 0.0345 = 0.0109A·Vons= Jany XRL = 17.2 V. $\overline{I_{\text{Qms}}} = \frac{\overline{I_{\text{m}}}}{2} = 0.0172 \text{ Å}.$ Regulation = Idc (Rf + Rt) = 0.0109×(25) 10.97 Vdc = 0.0248.% Regulation = 2-481 $\overline{(5)}$

(3) A diode in a hay wave ratifies has
$$V_F = 0.07V$$
.
The Load resistance is 6002. Is the ac imput
Voltage is 2SV (rms). Determine de & rms output
voltage.
given: - $V_F = 0.7$ $R_L = 60052$, $V_g = 2SV$ $V_{de'}^2$, V_{emil}^2 ?
 $V_m = Vavis$ $Im = Vm - VF$
 $= V2 \times 2S$ $R_b + F_L + R_L$
 $V_m = 35.3SV$.
 $Im = 0.0058$ A.
 $Im = 0.0058$ A.
 $R_{f=0}$
 $R_{f=0}$.
 $R_{f=0}$
 $R_{f=0}$.
 $Im = 0.0294$ A.
 $Im = 0.0294$
 $V_{fm} = Im = 0.0294$
 $V_{fm} = Im \times R_L = 0.018 \times 600 = 10.0294$
 $V_{fm} = Im \times R_L = 0.029 \times 600 = 13.4V$.

photo Diode: -

ł

A photodiode Es a pN junition (sililon/ germanium) operates in reverse-bias region as shown in figure(a) The symbol of photodiode is also shown in figure 10 Focussing PM Jens PM J, ZR $| + - V_{\lambda} - - - >$ I_{λ}^{λ} 1 6 Symbol 10. photo diode in reverse big Condition. A légut les made to Empire on the junition (pn), The légut photons impart energy to the valence électrons The légut photons impart energy to the valence électrons Cousing more électron-hole pairs to be valeased. As a result, the Concentration of phenosity Caeseers Encreases and current Ix also Encreases. The Deverge saturation Current Ix is lemited by Fre avribesility of Thermolly generated minority Generation The VI champteristics for various values of light intensity (fc) are draw in figure 2. The dark work characteristic corresponding to no-light impingement (Iz=Is). Hereforthe certain V, (say 200), J, Encreases almost linearly with fc.

2

Dark Currat 40-30-20 100 gever se voitse 1000fc 200 400 2000te -600 2000 fc 008.0 yook Ix (em) Fig 2]. VI Characteristics of puoto diode Generally Ge photodiode has more overlaps Compared to sig which Esigtie range of light frequencies to which the human eye is sensitive. Ge &, theorefore, more suitable for Engla-red (JR) light sources like laseq.

Light Emitting Diode (LED) In a foorrand biased pN Junition diode recombination of electrons & noles takes place at The junction and within the body of the Crystal, extantly at the location of a capital defet. The free electrons will be approved by holes, the electron goes into a new state & Ets Kenetic encory Es given off as heat & as light photons. In silicon diode, most of these energy & given off as theat but in other materials such as gallium arrenide (GaAs) or Galling prospride (G-P) sufficient nuber of photons (light) are generated E0 as to Create a Visible source. This process of light emission in pN Juntions of quer indecials Es serous in fig 3 & it is Glad as electroluminescence. The metal Contact of p-matching is made much Small to permit the emergence of maximum nutser of protons so that En an LED, the light Runners generated per watt of electore power & quite Tertensity of light Encreases almost linearly with forward Current, depending on one motival used. The Voltage lands of LEDS are 107V & to 303V. It is complitable with solid-state againty. The response time la school few ns (nano seconds) and light Contraist & good.


photo Couples It is a package of an LED and photodiode whereas cignits are electrically Esolated ag En figure @ . The EED Es bornard bEnged & The photodiode is reverse biased. The output Es available across R2-R2 =mi+ +m= léght Eigne @ photo complex_ Advantage of protecouples Es électroPcal Es lation It is employed to couple cignits shoke voltage level many ditter by several thronsand voltz.

29

ŧ

6. otherwis, the chip stop regulating. Also that is a maximum input voltage because of excessive power déssépation For Enstance, The LM7805 will regulate over an Enput sange of approximately \$ to 20 V. The date servet for the 78xx series gives the minimum and maximum input voltages for the other preset output Voltages.

A half wave



Module -2


FET and SCR: Introduction JFET: Construction & operation, JFET Drain characteristics and parameters, JEFT Transfer Characteristic. Square law expression for ID , Input resistance MOSFET: Depletion and Enhancement type MOSFET-Construction, operation, characteristics & Symbols, orefer 7.1,7.2 7.4 7.5 of Text2) CMOS (4-5 of Text 1) Silicon Controlled Reitifier (SCR). Two - transistor model Switching action, characterstics prase Control application. [sefer 3.4 upto 3.4.506 Text1] RBT Levels: L1 L& & L3.


JFET - Junition Field Effect Transistor.

 \bigcirc

Introduction: -Field Effert Transistor (FET) are unipolar devices because, they operate only with one type of charge Carrier, Brt Bipolar juntion Transiston (BJT) are bipolar devices are uses potrefectoon & hole crosset. FET'S. JFET MOSFET JFET - Junition Field effect Transistor MOSFET - metal orcide semicondutos FET. Field effect is a team which relates to one depletion region formed in the channel of a FET as a result of a voltage applied on one of its terminal (gate). BJT is a constant - Controlled device; i.e the base Current Controls de amount of collector current. FET is a voltage - Controlled device , where the voltage between two of the terminal (gate and source) controls the ansant through the device. The BJT has few desadvantages such as it offers low Enput impedances & considerable noise land. A major advantage of FET'S 2's theig very high input A major advantage of FET'S 2's theig very high input registerne. They are non-linear in nature, not widely used as impedance is require . Switching • FETS Used in Low - Vottage applications because They are generally faster than BJT's when throned ON and OFF. IGBT used is high -vollage Switching application.

JEFT: - It is a three terminal unipolag Semilondantez device in which arrownt Conduction is by one type of carrier either electrons orholes. It is a voltage controlled device.





(a) BJT (npn). (b) n-channel JFET input Vo Hage Ves Control curront JB (ontrols onliput Control onliput JC (urront.

Basic structure: Figure shows are basic stantures of an n-channel and p-channel JFET are shown & fig. 2 (3) & 2 (6) In nchannel JEET wire leads are connected to each end of one n-channel; the doain is at the upper end, and the source is at the lower end. Two p-type regions are diffused in the n-type Material to form a channel, and both p-type regions are connected to The gate lead. gate 3 connected to p-region. Drain Fég (2) Basic Stonture of n-channel & pcerannel JFET. Source 2(6) p-channel 2-(n) n-chaving


2) Basic operation: Fig (3) shows > Arppany DC bing voltages applied to an n channel device. -> VDD provides a doning- to - source voltage and Emplies current from drain to source. -> VGG sets the severse blas voltage between the gate and the gource, Kp. fig (3). A beased n-channe JFET VGG THE JEET Es always operated with the gale-gource pr Junetion reverse-biosed. Reverse blassing of the gate - source Junition with a negative gate voltage produces à depletion deg?on along the ph-Junction, which extends into the h-chand avong une Encoesses Ets Desistance by sestoriting the The channel width and their the channel resistance on be channel width. Controlled by Varying the gate Voltage, thereby Controlling are amount of drain unsout ID.

. . . .

when VGS=0, and Vos 38 Encreased from Zero. Case (1) under thes condition voltage on the gate leoning Es made Zero and Voltage between dooin and Source is applied as shown in figure. The electrons (majority change Queries) Will start flowing from source to drain where as to metional drain current JD flows chrongen the channel flow drain The widen defines the amount of electrons, blowing Thoongh channel. Since Vas=0, we cannot control one flow of electrons from source to drain. The electrons are drawn to the drain terminal establishing the convertional current ID due to a Smpl NDS applied a Cross drain-Source terminels. D (Jon denny Depletion VOS T- VOD region Nes=ov JFET at VGS=OV and VDS>0. Case @: - when Vers is applied (Vers 20). when a reverse voltage vas is applied between gate and source. The reverse bias voltage across the gate source Junction is Eucreased.

As a regult of this, the depletion regions are widered. Automatically this reduces the width of the conduction channel. when the gate to source voltage Vers is Encoreaged future, of stage is reached at which two depletion regions touch each other as shown in figure. At this stages the daniel & completely blocked for the flow of dientrons from source to drain and hence drain current becomes zego. The values ves where ID = 0 referred to as pinch off voltage Vp or Note: From above explanation, it is clear that anont Rom drain to source can be controlled by the applicition from united on gate Vollage. For this reason the y rue device Es Called field effect (voltage Controlled) tomsistor. D pineloff M VPS=VP r Fig. Pinch-oft (Ves=ov, Vos=Vp). Vas KOV: Vas 2's regative., Be are gate feeminel Ernade more negetive fran source. The level of Ves trat seguits in JDOMA 7's defined by Ves=Vp, with Vp being negative voltage for n-central devices

and a positive Vottege for p-channel JFETs. p- Channel Devices: -The p-channel JFET is shown in figure is Constanted in exactly the same mannes as the of channel derice but with a seversal of the p-and h-type materials. The defined current directions and actual polorities of the Voltages Versand Vos are Deversed.



 $(\mathbf{4})$ JFET characteristics and parameters :-JEET operates as a voltage Controlled, Constant Current device. These ase two lypes of chosentesistic curre. (1) Drain Characteristics Or V.I characteristics (2) Transfer chase teristics The set of chordes which device device current and Voltage are known as charentenstic Chones. Drain characteristics 3-These arrives give relationship between (re draw arroad (ID) and drain to source voltage (VDS) for different value of gate-to-source voltage (Vas). These curves give relationship between drain chront (Ib) and gate to Source voltege (Ves) for constant, (Small positive potential (Vos) applied to one drain to source terminal. Toomster characteristics :-Here one n-chowned JFET & Connected En Common Source mode. Here we can use potentionaler to valey the voltages Nas and Vos. The Voltages Vos and Ves may be mesoned by one voltometers connected a cross one JTET terminal. The ID can be medered by one meliammeter converted in Series with the FET and Supply voltage VOD. Verifie VBS + - VBS I = VBB JEET in Common Source mode.


JFET Drain characteristics :-The characteristics of JFET divided into three different regions, namely (1) Ohnic region (2) Saturation region. (3) ent-off region The voltage applied to the drain is termed as Vos and the voltage to the gale is called as Vis. Drain characteristic is also Gilled as output characteristics. Vasiation of output current JD by valaying the output Voltage Vos by Keeping input Voltage Vis Constant. The against assangement for Drain chalanterstics is shown Consider the case when the gate - to - source vottage is zero. (VBS = OV). AS VOD (and ture VOS) is Encoeased from OV. In well Encourse propostionally, as shown in figure. (b) between points A and B. In this area, the channel resistance is essentially constant because the depletion region is not large enough to have segnificant effect. This Es Called the Ohmic region because Vos and ID are paleters related by ohm's law. Ohmic region: - (VDS>0. and VDS<Vp). · Here channel depletion layer. Es very Small and one JFET · From polat A to B, the draw around increases linearly acts as a variable registor. with the Encrease in drain-to-source voltage, obeying When the income Nchamp arts like & simple resistors hence thing is a linear increase in drain avoint.

VED IO ZVOD $V_{es} = 0$ Ioss-Vas=0 (a) JFET with Ves=OV and a + Active region -Vagiable Vos(VOD). BARAK (constant current) -down Α Vp (pench-off Vollage) VDS (b) Drain characteristic. At point B in figure, the curve levels off and anters The active region or saturation region where ID becomes As Vos Encreases from poent B to poent c. The oeverseblas voltage from gate to Drain (Veid) produces a depletion region barge enough to offset the Encrease in Vos, thus Keeping ID Constant. For VBS=OV, the Value of Vos at which ID becomes PEuch-off Voltage :essentially constant (point B on the curve) is the pinch-off Voltage Vp. For given JEFT, Vphas a fixed Value. IDSS: Maximum Drain Current / Drain-to-Source Current wEar gate shooted) After the plant-off voltage, a continued Encrease in Vos above the pinch-off voltage produces on almost constant drain morent. This constant value & drain werent Fg IDSS and is always specified on JFET detersheets.

Ipss: Es are maximum drown current that a specific JFET bon produce degradles of the external cignit, and it is always specified for the Condition, Ves=04, As shown in figure (6), breakdown occurs at point C when Ip begins to Eucrease very orpidly with any further O Break down: Breakdown can vesnet En Erreversible d'amage to the device, Encrease in Vos. So JFET are operated below brakdown & with in the active region (constant current) Between point B& C En The graph). The breakdown point is shown with point Now we connect a bias vottages Veg. Boungate to Source as shown in figure . (). As Vers is set to Encreasingly more negative values by adjusting Vegg: a family of drain more negative values by adjusting vegg: a family of drain characteristic curve is obtained. as shown in figure () In figure : Ib decreases as the magnitude of VGS is Ecreased to larger negative values because of the nationing of the We observe that, for each Encreale En Vers, the JFET reaches PEnch-off (where constant ausent begins) at Values of Vos less than Vp. The term pench-off is not some as princh Of -voltage VP ..., The amount of drain current & controlled by Vess, 08 shown En biguse.

.

•



Note: -Pinch-off Voltage and art off voltage: -The pEnch-off voltage Np is the value of Vos at which the drawn current becomes constant and equal to IDSS and is always meetined at Ves=ov. However the penchoff occurs for Vos Values less than Vp when Ngs Es non zero. NGS (Off) and Vp are always equal in nogminade but For Eq. if Nec(off) = -5V. Then Up = +5V. as Shown opposite En Sign-En figure. Blasing of P-channel JFET:-A bloged p-channel JFET les grown la figure. r>Ip + Vpp p channel JFET operates En one same way and was The similar chalarteastics as on N-channel JFET except puat channel Cappiers are notes Enstead of efections and the polarities of Vers and Voo are reversed as well as the direction of the output current ID. In p-type JFET holes auts as majority Charge Calgéers, due to movement of these hole, Current flow take place in toarsistor. P- channel JFET has Three teominals with two n-type materials connected back to back as gate termined & The p-type materials aut as sources doar a ends.

As notes are majority charge caesieos at Vas=0V, Ge Cursont flow is maximum when the positive Vas 23 applied The worant flow starts decorating due to severile bias at gale termined and current yelow is due to the negative Vog a cross drain & sonre terminels. characteristics of p-channel JFET:-From one drain chalanterisfics it is clearly shown that at lower value of Vas gain & maximum as the Enput Vo Hage & (Vas) Encreased gain automatically decreeses as the channel gets Shrinked. At nigner negative Vos voltage the transistor starts to breakdown as the transistor fails to resist to the breakdown as the transistor fails to resist to the flow of chosent the channel the breakdown is caused mainly because of higher positive votage applied to Source terminel. ID (MA). TID(MA). 8 Vessov HIV 2055 6 کہ +2 V S Ś +3√ 44V S τsV 3 3 +°1 . > Nas Vas Ve1= Vp=+61. 6 0 n s 3 Transfer chalentoistics of p-channel Drain & JFET.

8 JFET universal Transfer characteristigs Now swe know that a range of VGs values from zero to Vas(off) controls the amount of drain Current. For an . n-channel JFET, Vas (off) is negative, and for p-channel JFET, VGS(off) is positive. The Transfer characteristics for a JFET can be determined experimentally, keeping drain - source voitage, Vos Constant and determining doain werent, ID for Various values of gate - Source Voltage Vers --> It shows relationship between Ves and JD. -> This curve & also known as trans conductance curve. Joss/2 IDOS/4 0-3 (45(77) Ves(off) -Vers Fig 'ycharautristic Curve (n-channel). -> Drain Current decreases with the Encrease in negative gate - source blag. Drain ansant, ID=JDSS when VGS=0. Drain avrant ID = 0, when Ves = Ves(ort) = Vp. -7 Drain current ID = IDSS/4 when Vqs = 0.5 Vqs(07)

and
$$T_{D} = I_{DSS}$$
 when $V_{es} = 0.03 V_{es}(000)$.
The Transfer characteristics came can also be duringed for.
drain characteristic came.
This curve can be obtained by platting values of Jb for.
This curve can be obtained by platting values of Jb for.
This curve can be obtained by platting values of Jb for.
This curves of Vestavan from the fairly of drain curves
the values of Vestavan balow & by for the for a key the
defined - off a 3 Shown balow & by for the for a key the
Vestavan - 1 + 4
Vestav

Input resistance:-JFET opelates wills its gate source junition reverse-blased & which makes the input resistance at gate very high. It is advantage for JFET. RIN= Vas Jass where Iess -> gate reverse arrowt. Jupit Capacitonee Ciss I - I It is a regult of the JFET operating with a reverse blaged pr Juntion. A reverse blassed pri junction acts as a Capacito 2 whose Capacitance depends on the amount of severse vo Hage. In Droin chaqueensfics we know that, above pinch-off, the AC-Drain to Source Voltage doain chosent le velatively Constant aver a range of drain to -Source Vollages. guerefore, a large change in Vos produces only a very small change in to. The ratio of these changes Es the ac drain-to-Source resistance of the device Des. ral = dros sto. Vd' = gos = yos = Jeus parameter also spenfied by the term output Ondrufance 02 output admittance Yos.

(3)
(3)
(3)
(4) For the typical SFET chaqueteristics come, declade
The ac drain-to-gouvre resistance for a JEFT
blassed at the or Egen Eg Vas = -2 V. given Joss = 2.5
mA and Vascoff) = -4V.
(3)
(4) Solution:
The transfordultance for Vas = ov

$$g_{mo} = \frac{2 Joss}{(Vascoff)} = \frac{2(2.5 \text{ mA})}{[-9.0]} = 1.25 \text{ mS}$$

 $g_{m} at Vas = -2V$
 $g_{m} = g_{mo} \left[1 - \frac{Vas}{Vascoff}\right]$
 $= 1.25 \text{ mS} \left[1 - \frac{-2V}{-4V}\right]$
 $= 0.625 \text{ mS}$
The ac drain-to-seconte. registance of the JFET
 $G_{ds} = \frac{1}{g_{m}} = \frac{1}{0.625 \text{ mS}}$
 $The ac drain to-seconte. The second distance.
 $T_{ds} = \frac{1}{g_{m}} = \frac{1}{0.625 \text{ mS}}$
 $T_{ds} = 1.6 \text{ KS2}.$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ Charter of JP}.$
 $T_{ds} = 1.5 \text{ mA}. \text{ MA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ mA}. \text{ Vas = 2V}$
 $T_{ds} = 1.5 \text{ mA}. \text{ mA}. \text{ Vas = 2V}.$$

$$P(3): For an SFET, Ioss = 9mA and Vp=-8V, using
these values, determine the drain current for
Vqs = 0V, -1 and -4V.
Given Onte: Toss = 9mA. Vp = -8V.
To =? for Vqs=0V, -18, -4V.
Drain current & given by
ID = Ioss $\left[1 - \frac{Vqs}{Vp}\right]^2$
(i) For Vqs=0V.
ID = Ioss $\left[1 - \frac{Vqs}{Vp}\right]^2$
(ii) For Vqs=-1V
ID = Ioss $\left[1 - \frac{Vqs}{Vp}\right]^2$
 $= 9mA \left[1 - \frac{-1V}{-8V}\right]^2$
 $= 9mA \left[1 - \frac{-1V}{-8V}\right]^2$$$

$$(2i) For Ves = -4v.$$

$$I_{D} = 9mA \left[1 - \frac{4v}{-8v} \right]^{2}$$

$$= 9mA \left(1 - 0.5^{2} \right)^{2} = \frac{1}{2}$$

$$= 9mA \times 0.25$$

$$I_{D} = 2.25mA.$$

(1).
PD For an AN5459 JFET Explicit contrast of Jour = 9 mm
and Vascoff) = -8V(maximum). Determine we doin
construct for Vars = 0;
$$g = f U$$
.
Solution: given date ; Joss = 9 mm Vascog) = -80
Gree D For Vars = 0.
ID = Joss .= 9 m A.
Care D For Vars = -8V.
JD = Joss $(1 - Vars)^2$
= 9 mA $(1 - -5V)^2$
= 9 mA $(1 - 0.63)^2$
= 9 mA $(0.0345)^2$
[JD = (0.265625 m A]
PS. A JFET is operated at Q-point Jog = 4 mm A g
Nasq = -3V. Dedermine Joss if $V_P = -6V$.
JD = Toss $(1 - Vars)^2$
JD = Toss $(1 - Vars)^2$
[JD = Loss $(1 - Vars)^2$
[JD = Loss $(1 - Vars)^2$
[JD = Loss $(1 - Vars)^2$
[JD = Joss $(1 - Vars)^2$
[JD = Joss

13 MOSFET MOSFET stands for metal Drede Semiconductor field effect transistor. MOSFET has three terminal, Somoth Gate & Drain. In MOSFET, the gate is Engulated from the channel. But not in FET. Becourse of Englished gate, The gate Current la even smaller tran et is Ena FET. MOSFET is also called as Evenlated gate field effect transistor (IGFET). (09 Justilated gate FETS). MOSFET'S are used En VLSI cig cuits souch as ME (30 processo 2 s and Semi Conductor memories. VLSI - Very large scale Integration. Types of MOSFET MOSFET (IGFET). Enhancement type. Depletion Type p channel. N chann p chamel N channel G G S °s 5 65

Operation: ageint connection for E-MOSFET. is shown in figure 3 If some positive voltage ?3 applied at the gate, it Endures a negative charge in the 5 p-type Substrate adjacent to the Bilicon dioxide layer. Fig & Cig cuit commution · The Endneed negative charge Es produced by attoacting the free i when the gate is positive enough 9 Et Gen attact a umber & free élations and toons à théntayer, which . This buyer of free electrons & Gulad N-Mpe Enversion Stretches from Source to dorain. • The minimum gate-to-Sonore Vottage (Ves) produces Enversion layor Ex Geled as Threshold Voltage Ves(m) · When Vas < Vas(m) . ID = OA. · when Vas > Vas(th). Enversion large connels Drain & source we get ID- $J_D = K (V_{G_S} - V_{G_S}(\pi))^2$ The relation serip between Vos and Ves?'s given by Nos = Vers(ON) - Vers(T4). Figure @ shows the transconductance characteristics It Es a graper of Impat gate - to - Source voltage (Vas) and output drain Current ID.

For any gate voltage below the threshold value, there is no channel. · E-MOSFET are called as "Normal -OFF state devices. . The channel between Drain & Source is absent. . The menimum Voltage required to twon-ON MOSFET is called as "threshold Voltage" Vas(Th). The schematic symbol of n-channel & p-channel E-MOSFET'S are seronon in figure @. The broken lines symbolizethe absence of physical channel. · An Enward - pointing substrate a now is for u-channel, & an outward pointing Jarrow for pchannel. G. H G p- channel my - channel Flg D. Symbol of E-MOSFET. Here Substrate & always Shorted to source. · FOR VESS 7 VES(+1), The drain Current Ps given by the modefied snocking equation. $T_D = K (V_{GS} - V_{TD})^2$ K = Constant = ID(ON) wheel (Vas(ON) - VERH) VGS = ON State Gaile-Sonore Voltage VGS(Th) = Threshould Voltage of N-MOSFET.

· It is observed that, with Vas= VH, there is nodrain Cussand, EMOSFET operates En cut-off mode (open switch). · when Vers > Vm , the channel is created and it becomes ON. This region of operation is alled as Enhancement mode operation. E, e, as VBS Encreases, output correct ID also Encreases depending upon the Drain Current equation. $I_D = K \cdot (V_{GS} - V_{HS}(T_1))^2$. Figure 5 shows the output characteristics of EMOSFET It is a graper of output vottage (Vos) and drain Current (ID) for a constant Gato-to source voltage (Ves 7 Ves(tru)). ID (mA) Saturation region ut-ob VGS 7 VGS (Th). Driv Region . and slope. Qm = DID. Aves. ISTD Normally V45(+G) off aves Fig @. Transfer Characteristics of EMOSFET. A.I.D. -> Vers (volts) NGSA > VES3 > VES2 > Vm Ves4 NAS3 Negs2 VGS=VM. ⇒Vos О output charactersfics. Fig O 3

p- channel EMOSFET. The Constantion of a p-channel EMOSPET is verebre process of N-channel EMOSFET. E, e. Grere Es now n-type substrate and p-doped regions render the drain and source connections. . The terminets same as n-type EMOSFET. , but all one vollage polorities & one Currant désertions are Doversed. Ly (ma). Drain. Sila. NO cham Ipss metal Contact. n Substrate p-doped Ves -6 -5 - 4 - 3 - 2 -1 5 regions. VES(T) Source. Vas(ON). Fig 66 Transfer characteristics Fig OOP-channel EMOSFET Constantion of P-channel EMOSFET is shown in by 60. substante and Source are Shorted pere. the Trans conductance Transfer characteristics are platted En figure 60.

Depletion Type MosFET: Constantion. · Another type of MOSFET Es the depletion MOSFET. · A physical channel is Constanted between Source & Domin. Figure 7 shows the Basic structure of n-drawel and p-channel DMOSFET. → The drain & Source are diffused into the substrate maderial & then Connected by a nallow Channel adjacent to the Engeleted gate. -> A DMOSFET N-channel device construction is Explained below. A slabof p-type material is formed from a selicon base and referred to as the Inbetrate. -> The Source and Drown deemenels are connected through metallic contacts to n-doped regions lênked by an n-chemnel as shown in figure (7) a > The gate is also connuted to a metal Contact Susface but demains Engulated from the n-channel by a > No effects la connection between The gate termined and The channel of MOSFET. -> Sio2 layer in MOSFET accounts for very high deside -> If entire structure acts as paralleled plate Capacito?, tren gate is one end and other by Seine conductor then gate is one end and other by seine conductor chennel. Then plated & Superated by a diefettoic (sig) layer.

८१०४ \mathcal{D} pD' Substante Substrate p Substante o G Contact G Substrate 5 DMOSFET 7 @ p- channel #@ N- chonnel DMOSFET operation: -The DMOSFET can be operated in Two modes. (i) Depletion mode (2) Enhancement mode. It is also colled as Depletion Enhancement Mos FET. · Since are gate is insulated from one chowered, ectres a positive or negative gate voltage combe applied. · when Vessapplied is negative N-channel MOSFET operates When VGS applied is positive, feren MOSFET opeartes -> Jerey are generally operated in depletion made Depletion mode 5-The devere operates in this mode, when gate voltage les zero or negative. Fig 8 shows MOSFET with a negative gate to source Voltage.

=> The negative gate, Enduces a positive charge in the channel, A Because of this negative voltage, electrons in the vicinity of positive charge are rep'elled away in the channel. => As a regult of Tris, The channel Es depleted of free electrons and Reduces The electrons resulting En the. reduction of drain current ID. => If '-Vas Encreases means then ID decreases. At a loufficiently negative VGS Voltage, Vas(0ff), the Channel Es totally depleted and the drammount Eszero. ER Like n-channel JFET, the n-channel D-MOSFET Conducts drain chosent for gate - to - Source voltages between Vas(off) and Zero. Substrate metal D -6 . Depletion degion Depletion MOSFET VGG Symbo) Flyme & Depletion type MOSFET. WETT Vas=0. & applied Voltage VDD. Figure 8 N° chamel MOSFET & depletion type. It offers very hegen input resistance. (about 10° to 10's). Rignificant Cirovent flows for given Vos at Vas of ovolt.

when gate (ê, e one plate of Capacitor) is made positive, The channel (Rie the other plate of Gpanitor) will have positive charge induced in it. Figure Brans the drain characterstic for the N-channel depletion type MOSFET En the Common Source configuration These curves are platted for both negative and positive Values of gate to Source voltage (Vas). The curves for Vas = 0, MOSFET Operates in The depletion mode. G VGS70, The MOSPET Operates in Enhancement mode. AJD(MA) → JD 1009 F7 EMF IDSS 8 Ves=-IV 4 D apletion V95= -2 V mode. Joss 2 4 V45= 4= - 3 V VGS = - 41 - 5V. IDSS VDS' 0 1 -6-5-9-3-2-1 Figure (9). Typ? Cal Drain Characters thes & Traster V=NP GS(OR)P Chorenterstres for an n-channel Note? depletion-type MOSFET. EM-Enbencent mode MOSFET operates & This modes when the gate voltage En haucement Modes-Es positive as shown in figure @. o The positive gate vottage Encreases the number of free electrons passing through The channel. The gocates the gate voltage, greates is the number of the électrons parsing tronge the channel.

 \mathcal{M} · This · Eucocaso, 20 unhances the typp. Conduction En The channel. Because of P thes fact, positive gate operation is called En honcevend. Fig O. Enhancement mode, Vas positive. As VGs is made greater than zero (Vas >0), the Current Encreases from Ibss & becomes more positive Constituting the positive drain Current JD. ag shows The depletion - MOSFET Can Conduct every Eftere NGS?3 ZERO, Because of Uses of Fx also Gelid as Normally ON MOSFET. 0-The Drain current is given by $I_D = I_{DSS} \left(\frac{-V_{GS}}{V_{GS}} \right)$ shere. IDSS -> VGS -> VBS(TL) ->

P(1: Drew the transfer and dimin choractistics is for a m-choused deplets on type MOSFET. to 2
for an m-choused deplets on type MOSFET. to 2
for any method of values vis = -6 v to + 1 v with Ipsonia
(the barges of values vis = -6 v to + 1 v with Ipsonia
(the barges of values vis = -6 v to + 1 v with Ipsonia
(the barges of values vis = -6 v to + 1 v with Ipsonia
(unreat =
Ip = Ipss
$$\left(1 - \frac{Vas}{Ves(ap)}\right)^2$$

when $Vas = -4$; $Tp = 8m\left(1 - \frac{-6}{-6}\right)^2 = 0.2mA$
 $Vas = -3$ $Tp = 8m(3^2\left(1 - \frac{-2}{-6}\right)^2 = 0.2mA$
 $Vas = -4$; $Tp = 8xin^3\left(1 - \frac{-2}{-6}\right)^2 = 0.88mA$.
 $Vas = -4$; $Tp = 8xin^3\left(1 - \frac{-2}{-6}\right)^2 = 3.55mA$
 $Vas = -1$ $Tb = 8xin^3\left(1 - \frac{-2}{-6}\right)^2 = 5.55mA$
 $Vas = -1$ $Tb = 8xin^3\left(1 - \frac{-1}{-6}\right)^2 = 10.9mA$
 $Vas = +1$ $Tp = 3xin^3\left(1 - \frac{+1}{-6}\right)^2 = 10.9mA$
 $Vas = +1$ $Tp = 3xin^3\left(1 - \frac{+1}{-6}\right)^2 = 10.9mA$
 $Vas = +1$ $Tp = 7.55mA$
 $Vas = -1$ $Vas = -2V$
 $Vas = -4$ $Vas = -4V$
 $Vas = -4$ $Vas = -4V$
 $Vas = -4$ $Vas = -2V$
 $O Is othe am n-channel of a p-channel
 $O Calmble de Ip at Vas = -3V$.
 $O Calmble de Ip at Vas = -3V$.
 $O The device las a negative Vas(SM)$, therefore it
 $Solm: O The device las a negative Vas(SM)$, therefore it
 $Solm: O The device las a negative Vas(SM)$, therefore it
 $Solm: O The Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O Tp = Ipsis (1 - Vas - 3V)$
 $O The Movie (1 - Vas - 3V)$
 $O The Movie (1 - Vas - 3V)$
 $O The Movie (1 - Vas - 3V)$
 $O The Ipsis (1 - Vas - 3V)$$

p-channel Depletion type MOSFET The constantion is exactly reverse of N-channel DMOSFET. Here n-type Substrate and a p-type channel. The Constantion shown below. P channel Depletion type MOSFET & typical Drain And Chansfer choracteristics. To (ma). 1 Jp (ma) Vy=+1V 5, 241 Vypor Vq5=+1 η G+ Vas +2 Vasta Vas=+4 Vos 23 4 56 Ves Ves Trayfez Chonautorstra Companision: - $V_{4s} = V_p = +6V$ Doain charti sh28-FET MOSFET BJT. 12 No 1. renépolar transistor meripolar transistor Bipolar tomastog. Low Eupert High Enprit impedane. Comparatively higher thom Empedance. 2. PET It is three terminal 3. If is also furie It has three terminal, Semi cond what device formind Semicondult Gate, source & Drain has Bate, source & davice neg, Ball Drain terminal anites& collector. MOSFET maybe Bate must be overse Conneted in Enhancount Input Limit west 4. biased for proper mode . that means that the be conneted by operation device is not restricted formand bield to operating with Ets gate severse biased. Curson drive device Vottage driven derive vollage driven devile 50 Compare fively more . Norse loved is small Nolse lovel & frield 6. No'lse than a FET.

J.

CMOS Cércuits CMOS Es a full form of complementary metal oxede Semi Conductor . CMOS is Constructed using Complemen -tany & symmetrical pairs of p-type and n-type metal Oxéde Seméconductor field effect tonséstors CMOSFETS) for logic functions. Here the two gates are connected to form the Empile terminal and two drains are connected to form the output termined as shown in figure 10. The CMOS aquit offers two advantages: 1. The drain arount Es very low and flows mainly during transistion from one state to The other 2. The power drawn in steady state is extremely These two advantages, gained great popularity in digital aguits. Also used in Analog Caract. CMOS Application & Digital againt:-The one applitation Dis CMOS Enverter as shown in fig @. The Digital Eweler used by NMOS & pMOS FETA + + + + K - Vos Gotto Ves Ves nchannel MOSFET - S -De p channel Mosfet. Vgs

The course trominal of priors (T2) is coursed to

$$V_{ss} = 5V$$
, while the source trominal of NMOS(T1) is
grounded.
 $V_{ss2} = 5V$
 $V_{ss3} = 5V = 7V$
 $V_{ss3} = 5V$
 V_{ss3

>

From Feg 2 5. $V_0 = V_{SS} - \frac{R_1}{R_1}$ RITR2, became RI=0. SOV. VE=0 Enputerstate - 0. FOR VGS2 = -5V, T2 Conducting (Low resistance) VGS1 = OV, T1 nonconducting (high resistance) output Vo=5V => 1-state. We thus see that The cigant acts as an Enverteg; 1-state Eupit produces O-state output and O-state produces 1-state output. Here only one transistor is turned on En any of the output state. Here the transistory are connected in Beales, no current Es drawn from the battery source En either of the two states. only during state transition, the current is drawn from the battery. CMOS ciguits draw extremely low power from the battery source and so theig energy Consumption & very Smell. hence the CMOS are used En dégital applications

Silicon controlled Reitifier (SCR) -A sélicon controlled Reitifier és a Four layer Solid - state current controlling device. It is also called as semiconductor controlled vertifier. SCR along with associated literity has wide opplications as. >> Reelifiers >> Regulated power & Supplies 77 de to ac Conversion (Enverlers) >> velay Control and >> tême dalay riguits & many more. SCRs are available to control power as high ng IOMW WETTS Endevided rating & 2KA and 1.8KV. The Brequeny range of SOKHZ, are employed En high frequency applications like Enduction heating and ultrasonie cleaning. SCR Symbol Gate 1 Ig pGate n P athode J2 J3 SI Anode 6 symbol @ Basic layout Fig. 1 Silicon Controlled Reutifier (SCR)

Basic operation

The silicon is the material used for the fabrication of SCR, because of high temperate requirement of handling Large current and power. The Four layer arrangement of SCR is shown in figure 100 The "Phph" structure is shown in figure 100 The "Phph" structure is shown there are three p-N Junctions labeled Ji, Ji and Ja and three terminals hamely Gate, Anode and Cathode.

The "<u>cunode</u>" terminal of an SCR is <u>connected</u> to The <u>p-type</u> material of <u>pNpN storulure</u>, and the <u>Be p-type</u> material of <u>pNpN storulure</u>, and the <u>cothode</u>" terminal is <u>connected</u> to the <u>p-type</u> layers <u>cothile</u> "<u>gate</u>" of the SCR is <u>connected</u> to the <u>p-type</u> <u>while</u> "<u>gate</u>" of the SCR is <u>connected</u> to the <u>p-type</u> <u>while</u>" <u>gate</u>" of the SCR is <u>connected</u> to the <u>p-type</u> <u>while</u>" <u>gate</u>" of the SCR is <u>connected</u> to the <u>p-type</u> <u>while</u>" <u>gate</u>" of the SCR is <u>connected</u> to the <u>p-type</u> <u>while</u>" <u>gate</u>" of the <u>scr</u> is <u>connected</u> to the <u>symbol</u> of <u>material</u> <u>heorest</u> to the <u>Gathode</u>. The <u>symbol</u> is <u>similar</u> <u>scr</u> is <u>drawn</u> in figure 16. The <u>symbol</u> is <u>similar</u> <u>to diode</u>, the <u>ditference</u> is <u>Endication</u> of the <u>gate</u> to diode.

The Sile con Control Realities start Conduction when It is bonnard biased. The Forward Voltage Es applied across The SCR. The Anode terminel is Connected to positive Supply & Catrode to negative terminal of the Supply. When positive clock public terminal of the Supply. When positive clock public

When SCR Forward biased by applying power sapply The Junetion JI and J3 becomes forward blas while the junction J2 become reverse bins. when we apply a clock pulse at the gate terminal The Junction J2 becomes formand bins and the ser Starts Conduction.

The SCR term ON and OFF very quickly. The formand divisent Canode to (athode) is offered a resistance as low as 0.01 to 0.1 IL. The Dynamic Deverse resistance of an SCR is as high as look I or more

Two transistor model cross sectional view of an scr with its four Layers Es shown En figure. 20. The middle n and p layers can be Emag Ened to be subdivided Ento two halves, as shown by the dotted lines. The SCR & now recognised as The device that Comprèses one pup and one NPN transistor. Here oreir is an electrical continuity between the two halves of each of these layers, the base of pNp Es connected to the collector of NPN; the Collector of pup Es connected to the base of NPN while the gate is connected to the base of The equivalent two transistors when til shown in frequere 260.

.

Anode Anode JBI = JC2 В NP PNP C B PNP-N CVFC2 Tci NPN G T2 NPN T_{B2}≁ Gate : Ig E2 JJK K Gthode O Cathode equivalent againt (b) (a) Cooss sectional view. Figure @. Two-transistog model of SCR. Féqure @ is used to explain the action of the gate polse Ig. Let a positive voltage V be applied to the anode Switching Action; (E1) and the Gethode (E2) and gate (G) be both grounded as shown in figure 30. LIIA E1 IB1 → $I_A = I_{CO}$ I I V G TÎ $I_{C_2} = J_{CO}$ F_{1} F_{2} F_{2} E_{2} Vero J. IKEJA VBEZ B with Voltage Vgapplicd. @ with Vg=0. Switching oution of a two-transistor SCR. Fig 3

(3)
When
$$V_G = O_S$$
 lieu $V_{BE_2} = O$, The transister T2 is Pr
OFF state. It means that CB junction of D. Theory
EB junction of T1, is deverse biased.
These fore 3 IB1 = Ico (minosity barries cursed)
is too small to test-ON T1. Thus both T1 and
T2 are DFF and so anode current
IA = IB1 = Ico.
It is of negligible order. It means that scr is
in turn-OFF states that is one switch beforen
anode (E1) and Gluede (E2) is open.
Attply a Vottage tVg at the gate terminel as
shown in figure 36.
Attply a Vottage T2 to turn on and The Collector.
The set Ics becomes large.
Current Ics becomes large.
Current Ics becomes large.
Current Ics becomes large.
Current Ics is IB1 = Ico (In = Ics) to flow. This in
collector current Ics (In = Ics) to flow. That is, are
then to bet in (o positive intermed on, Inst is, are
the ordent is that scr is the anode (E1) and current is in for the current is in
collector to be anode (E1) and current is in the flow. This is
collector current Ics (In = Ics) to flow. This is
the set in (o positive intermed on, Inst is, are
the origin to bet in (o positive intermed on, Inst is, are
the origin between the anode (E1) and current is gave is in the set in (o positive intermed on in the set is in the anode (E1) and current is in the set is is in the set is on the set is on the set is is in the set is is in the set is in the set is is in the set is in the set is is in the set is in the set is the set is in the set is in the set is is in the set is is in the set is in the set is in the set is is in the set is is in the set is in the set is in the set

The turn - on time of an SCR is typically 0-1+0145. However for high power devices En the range of 100 - 400A, tein Ontime way be 10-25915. TURN OFF . When the SCR Es in Conduction mode, the gate is Sneffertive in turning it OFF. The SCR turn-off mechanism is Called Commetation and it can be achieved in two ways, namely · Natural Commutation · Forced Commutation. The term Commutation means the transfer of currents from one path to another. Commitation Estre process of turning off a conducting SCR. Natural Committeeion Natural Commutation Occurs in AC cignits. In AC soupply the current will flow through the Zero Cooking line while going from positive peak to negative peak. Thus à deverse vottage well appear across the device similtaneously which will turn oft the thyriston immediately. This process is Called as Natural Committion og ins process of naturally writer out using any exteend SCR Externed ODB naturally writer out using any exteend components or eignit tos commutation $V_{s} \bigcirc T \qquad R = 1 V_{o}$ process. Fig: Natural Commentation process.

Foored Commitation It is applied to DC ciguits. Foored Commutation is achieved by reverse biasing SCR device or by reducing SCR Current below the holding current value. External aquit is used for forred commentation process Es called as commutation count. The active 08 passive components [elements guell og Endrutance 8 capacitance are used here. & these are called as <u>Commutating</u> elements. Forced commutation Es applied to choppers & Enverteze. Since SCR & turned off forceby Et & formed as a Forced Commitation process many different methods of forced Commitation are present namely · self Commitation · 9 mpulse, Commitation - Resonant pulse Commutation · Complementary Commitation . Externel pulse commetation · Load Side Commitation An Example of self Commitation by resonating load lp shown below. Natural Commutation Cambe observed En AC voltage Controller, phase Controlled gettifier and 7 SCR. En cyclo convertest. FRR c =

Another Simple turn-off against Es shown in figure below. Here a transistor and de battery source En series are connected to the SCR. When SCR ES in conduction mode (ON), JB=0 and when The transistor is off, it is almost an open circuit. To turn off the scr, a positive IB pulse of magnitude Large enough to doive the transistor into saturation is applied at the transistor base. The transistor acts almost like a short cignit. This Causes blow of very large Foft thronger the SCR & the opposite direction to its Conduction current. The total SCR current reduces to zero En a very short time Causing it to turn ort " The Transistor has to with stand a large current but for a very short time. Turn-OFF time for an SCR & 5-3091s. Turm-on R Jum-ON 1-Tm-te-Tokk 6 output wavefrom @ againt. Fig: - Turn-off count using SCR.

5). S'CR characteristics and parameters Formard & Reverse Characteristics. Reverse characters Ps Consider a SCR shown in figure. Apply negative Vottage to anode teominal and positive vottage to Cathode terminal. Then Junction Ja Es Forward blased, while the Junction J1 and J3 are deverse binsed. when the severe voltage -VAK ES Small, a small leakage moont [of about so to 100 HA) flows, shickly called as severse blocking current. If the severle Voltage 28 now Encreased, IRX (deverse Blockingworent) practicity semains Constant until -VAR becomes large enough to Cause Ji & J3 to breakdown En the Zener or Avalanche mode. As show in seresse challedouties the curve othe seresse avoirent Encocases very Japidly when the reverse bleakdown voltage Es reached and Ef IR Es not lémited 9 the SCR Could be damaged or destroyed The Region of the overse characteristics before reverse blackdown la Glied severle Blocking region. J1 & J3 > Reverse Bigg A JI J2 J3 PNPNFOK Jd > Formald Bing.

V-I characteristic IF, Formered Conduction Curre wode | Region IG3 > IG2 > JG17 0 Vottage Collapse. Jez Jei Ig=0 A63 Reversebleakdown IH vollage. VF(BR). IFY VBR $V_{F_{\varphi}}$ Forward Blocking IRNFA-VF3VF2 VF1 Vr€ 1 Forward Region AK I (VFC) Revesse leakage Avalandre/Zeng leakage Work Consont +VAK + Reverse blocking Region Note: VFC : Formand Conduction VIg V-JR JRx = Reverse Blacking Current Figure V-J characteristics If one SCR is forward blased with Ig=0, the junctions Ji & Jz are Forward blaged and Jz CS reverse blaged. If + VAK is very small, a small leakage around Colled as Forward leskage cuosent (IFx) Flows, which Ep almost equal to IRX (reverse leakage worrant. With IG=0, IF remains at IFX until + VAK & made large enough to cause the reverse blased Junction Ja to break down. The Forward Voltage at ones point Es called The Formand Breakover Voltage VF(BR).

When VF(BR) Ep reached, the two transistors Ti and T2 are Emmediately switched on Ento Saturation, and the anode cathode vottage falleto the Formand Conduction Voltage VF4 (VFc). The above method of triggering (Turn-ON) of transistor Ex Called as Formand Voltage triggering when in Ig=0. Consider when Ig Es greater Than Zero. Then if + VAK is fess than VF(BR); and Ig=0 a small leakage unsont If Ig is made just slightly larges than the junction leakage currents, Et well have a neglégible effect on The level of + VAR for Switch ON. If IG is made larger than the minimum base werent required to switch the transistor T2 ON, The SCR remains OFF until + VAR Es large enough to forward bing the base-emitter Junitions of T1 and T2. As shown En figure . it is seen that when Ig = Ig3 + VAR must equal to VF3 for Swetch DN to occur. The Forward conduction Voltage, VF4 Es made up (VBEL+VCE2) Or (VBE2+VCE2). The region of the V-I characteristics before switch - ON occurs: 28 Called the Fooward Blocking region. & The region after switch-ON is called the Forward Conduction region. In FCR The SCR behaves as a Forward Biasid Reiteriag.

To switch The SCR OFF, The Forward Current, IF must be reduced below a level Called Holdingcuored IH. The Holding arount is the menimum. level of IF that will maintain the SER is on state. (0)Holding current les creativalme of current below which the SCR Switches from the Conduction state to the forward blocking region. As the gate current increases the tolggring of the SCR well takes place for lesser value of the Anodeto cotrode voltage. as shown & figure. IB37 JB27 JB170 VF3 < VF2 < VF1 < VF(BR). If agate current greated than ZERO is maintained. and while the SCR is ONg lower values of holding current (IHI, In Or Inz) are possible. 1. Forward Breakover Voltage VF(BR) is the Voltage at which for a given IG, the scr enters into Conduction mode. Juis voltage seduces as I a increales. VFLBR) dependence on the ciguit connection between GomdK 20 Holding chosent In is one value of current below which the SCR swetches from Conduction state to Forward Blocking regions of specified Conditions.

3. Forward & Reverse blocking regions are those regions En which the SCR Es open cigarited and no current flows from anode to Getrode. 4. Reverse breakdown voltage corresponds to zener 03 avalanche region of a diode. A goid voltage, anoont and power are other parameters are represented as VEPM, JEFM, PEFM. Basically There are Different methods of Thyristor (SCR) tum-on reenniques. 1. forward Vottage triggering 2. gate triggering 3. dv/dt torggering 40 tempelature triggering 50 légent tolggeeing Three modes are available 1. Forward Blockingmode 2. Formand Conduction mode 3. Reverse Blocking mode. Application of SCR These are used in reitifiers, regulated power Supplies, dc to ac converter (Enverters). Jelany Control & time delay Clocuit.

The one application SCR En variable Resistance phase Control cignit is shown below. · Variable Resistance phase control, upon talggering, an ecr (thyristor) promits flow of only forward Current but blocks the current By reverse dépension. The working of thyristor (sur) They particular action & same as that of a diode. On application of atternating voltage SCR causes rectified ac to flow but it needs to be triggered for each positive half yell of ac. It then produces constant de (average value) current through load & dc voltage across cload . Adjusting the triggering time on positive half yeld of ac voltage would yield variable dc output. This method Es known as phase control. A variable desistance prose control cignit Es Shown in figure. The SCR gate Current Es Controlled proonger R and the Valiable Resistance R1. Let Ri be adjusted to high value so that even at the peak value V? (positive), IG (IG(TUGU-ON) and No Conduction take place. Gradually Reduce RIS Then IG Encreases to turn-ON SCR TIPES triggeeing of scR at a parkulae angle (time) of VE-take place.

Jhen SCR Starts Conducting and Continues fill Vie reaches Tero (180°). reaches Tero (180°). If we vary R1, fliss allows the adjust of SCR fixing angle flom 0° to 90°. as shown in figure. At R1, corresponding to the firing angle 890, Vi=Vi(max). If R1 is adjusted for firing at & the firing well take place at angle x×90° but not at angle $\beta = (180° - \alpha) 790°$ as the angle of β reached eastier & time on the V& wave. Henre Jeris Ligabit Eg also known as half wave valiable resistance phase control. - JIL RL V: (max) V_{11} $\beta = (180^{\circ} - 2)$ 0 × 90° 180 Conduction 90° (b) Fering angle ciguit Variable resistance puase control. Thus EL(dc) Combe adjusted to the maximum Value at 0° to the menun value at 90°. Diode is provided in the firing ignit to prevent The flow of 'reverse gate ausent.

Commetion Is the process of farming off a conduiting SCR. Jeele are two types of Commutation namely. Current & nottage based, Since rEse scr is furned - 087-fooribly it is termed as a porced Commutation process of It occurrs in Ac cignits. It is applied to DC exts. ic when supply voltage is F. C is achieved by reverse AC. Due to this SCR tums biasing SCR device or by reduine Of when negative VIS appears SCR. Current below the holding Current Value. & by using active of payment value. Or by using active of payment of by using active of computer computer computer of by using active of computer computer of a such as across the scR. since there all no special CKts heeded to turn of the SCR, these type of commutation is know as inductance & Opanitance all Natural Commitation ward hell. FC is applied to chappens & In AC Supply 3 The weent will flow through the Zero invertig. Cooking line while going following methods are used in for C from the peak to -ve peak. · Self Commitation Thus a severe vog will a ppear across the device Simultaneously o impulse · personant pulse which will fum of the thypistoo · Complementary munodiately . This procen is called as No Cay Externel pulse SCR is furned off notubing . Load Side Commentation with out using any externel · live side commutation. Components of the or Supplyto commitation poorum. Vs QT RZV0 NC Can be observed in AC voltage Controllers, phase controlled seitibily & yeloconvertis +



INSTITUTE FOR EXPLORING ADVANCES IN ENGINEERING[®]

An ISO 9001:2015 Certified Institute,

Universal Registrars, Accredited by EA-JAS

Website: www.ieae.in, E-mail: info@ieae.in, Contact: +91-8861518868

Registration form

Name of the conference: International conference on TOPICAL TRANSCENDS IN SCIENCE, TECHNOLOGY & MANAGEMENT (ICTTSTM-2018)

SCR

Self Comitation Syrcforstry

Organizing institution: Sai Vidya Institute of Technology, Bengaluru Karnataka

Paper ID:

Paper Title:

Name of the registered author / main author:

Full Address (Designation, Department, College and its address):

Contact Number:

Email ID:

IEAE ID (Optional):

Referred By (IEAE Member ID, Optional):

From where you heard about this conference: Poster / Friends / Google add /Face book


Coauthors details (Mention maximum of three co authors details) Name Contact Number Email ID Coauthor 1: Coauthor 2: Externel CKF Es used for For process of Coauthor 3: Gelled & Commutation process, is colled of Coauthor 4: When this cut are called of when this cut are called of Commutation of the set of the set of Coauthor 4: Commutation of the set of

 (1^{2}) Basic op-amp representation $V_{C\eta}^{o}$ $Z_{irr}^{irr} \sim A_{V} V_{irr}^{o}$ $q = Z_{out} = 0$ Zey Zout DVoul Vont (b) praitical - op-rup (a) Ideal opamp representation. representation . Op-amp Input modes. Input signal modes These are determined by the dibterailier amplifies input stage of the op-amp. (i) Differential mode: In thes mode, either one signal is applied to an input with the other Enput grounded of two opposite polarity signals are applied to the inputs-When an op-amp Es operated En Ge single-ended differential modes one Enput is grounded and a segnel voltage Es applied to one other Enput as shown <u>Case D</u>: Here the signal voltage Es applied to the Enverting Enpit, on Enverted, amplified Segnal voltage Case @: - Here one signal is applied to one non-investing (Gle (2): - Here one signal uppet grounded. 9 4002 input when the Enveiting Unput grounded. 9 4002 Mrs. Asha K, Asst. Professor 2018-19

25 Op-Amp palameter In common mode operation of same Enput appears on the both the input then output produced by the op-amp Es zero. This is Called Common-mode regation. If any unidented signal appears commonly on both op-amp Enputs, shen it refects. Common mode referion means that this renwanted Signal will not appear on one output & distort the designed Signal. Comman mode Signab (noise) evoctive result of the pick-up of Tadiated energy on Enput lines, flow adjaced lines, the GOHZ power lines. other Sources. Common mode Réfertion Ratio [CMRR] Desired signed can appear on only one input or with opposite polarities on both Enput lines can be amplified 8 appear on output a but renwanted signed (noise) appearing WEGT The same polarity on boos Euprit & Gmilled by the op-amp & do not appeal on op-amp. The measures of an amplifier's ability to reject Common mode signals is called as Common made rejection gration (CMRR]. CMRR Suggests are measure of the op-oump's performance En rejerting unwanted common-modelsignals inthe ratio of the open-loop differential voltage gain's Adams to the Common-mode gain Acm. CMRR = Adm = ' ACM CMRR & decibels (dB) $CMRR = 20 \log \left(\frac{A_{M}}{A_{CM}} \right)$ Mrs. Asha K, Asst. Professor 2018-19

Aitfeantial mode gain is also called as open loop. gain (AOL). open Loop Voltage gain :-AOLS OF an op-amp is the internal vottage gain of the device. It is the voitio of output voltage to Enput voltage when There are no external components. $AoL = \frac{Vo}{VE_{1}}$ AOL = 200,000 (106dB). Also called as large - Signed voltage gain. CMRR of 100,000 for Example, means that the destrud Exput signal (differential) is amplified 100,000 times more than the unwanted norse (common Problem 1. A certain op-amphas an open-loop differential Voltage gain of 100,000 & a common mode gain of 0.2. Détermine tre CMRR. & Exprées it in deubels. SOL": ADL = 100,000, Acm = 0.2 $CMRR = \frac{AOL}{ACM} = \frac{100,000}{002} = 500,000$ CMRR = 20 log (500.000) = 114 dB.

Déférential Empedance Es measured by determining one change En blag current for a given change En differential input voltage. The Common mode Enpit Empedance is The resistance between leach input and ground and is measured by determining the change in bias current for a given Change En Common-mode Exput Voltage. It B shown in big ZINCOM (b) Common-mode input impedance. Input off set current : - Ios I deally, the two input bias currents are equal, and Thus their difference is zero. practically op-amp, however, the bias currents are . The Enput offset current, Ios, & The difference not exactly equal. of the Enput blas currents, expressed as an $T_{0s} = |I_{l} - I_{p}| = |I_{01} - I_{02}|$ absolute Value. The effect Enput offset current is shown in figure +VBI 0 - Ibi IL Ren ---- VOUT (estor) Vos Fig: - Effert of input obbset + VB20-Mrs. Asha K, Asst. Professo 2018-19



Operational Amplifiers Operational amplifiers & Applications: - D. Effect. Module - 3: - Ashg. K. SVIT. Module -3:= Introduction to operational amplifiens: Asha k svit. Ideal OPAMP, Investing and non investing OPAMP ciquits. opamp applications : voltage follower, Addition. Subtraction, Integration, Differentiation, Numerical example as applicable Key words: JC: Integrated Cigluits Introduction: -The op-amp is the common name of operational amplifiers was designed in 1948 using Vacuum tubes. En those days, it was used in the analog computers to perform a variety of mathematical operations such as addition, subtraction, multiplication etc. hence The name operational amplifice. Those op-ampase bulky, power Consuming and expansive. And op-amp is perhaps the most important & versatile Ic; Et Es used En analog signal processing and analog fittering. The IC version afopamp uses BJTs (Bipolas Junition TRANSESTORS) and FETS which (Field effect Transistors) which are fabricated using semiconductor chip or wafer. The against design becomes very simple. These age low cost, small size. Versetility, flexebility & dependability, op-amps are used in the fields of process control, communications, computers, power & Liquel sources, desplays & measuring systems. The op-amp is on excellent high gain Die amplifier. The symbol of an op-amp Es shown in figure (1). It has two input terminals, one is inverting terminal (-) MrszAshalk, ABBROPROFESSOYESFING (+), and one output terminals. also 2018-19

-

The simplefied aquit model of an op-amp is shown En figure (A). It have gain of A, Euput resistance Rin and autput reservance Raut Ana Edead op-amp has A=00, REn=00 and Rato. VI @ $\frac{RE_{1}}{4} \frac{Rout}{4} \frac{1}{4} \left(v_{2} - v_{1} \right)$ -- vo figure(4). ciqueit model of op-amp - 10 741 " The resistance RG between the two puput terminals is Called Euplit resistance of the op_amp. REn - En Marange . The Voltage source on the output side represents the output of the op-amp. • The Voltage gain 'A' End Eated along with the source is colled open loop gain. A = Enorder 06106. · team Vg-V2 & called difference Enput Voltage. The output propositional to difference between the two input . The resistance in series with the voltage source is The output resistance (Rout) of the op-amp. Rout is very low. op-amp arehitature. Commercial op-amps (IC) Consists of four cascaded block as shown in figure (5). It consists of · Input stage (Differential amplifier). o Intermediate stage (High-gain amplifier) Mrs. Asha K, Asst. Professor Daiver) & output volvige. 2018-19

PUSH-pull output output / Internediate VI and Input stage Bufferd (fligh gain -oV, + Gifferential + amplifier stage 1 level V20 amplifier) shifter DRIVEZ figure (5) Block diagram of op-amp. IC741. Input stage = -· It requires high input impedence to avoid loading on the sources. It Requêres two input terminab. It also requêres low output impedance. · All trese requirements are achieved by using the dual, Enput, balanced output Differential amplifier ay Exp. & stage. · function of a Differential amplifier is to amplify the O difference blivie two Expert Signals. It provide Voltage gain of the emplifier. DA Consider of two BJT's with emitter termenal conneted togeting. The output of the Englith stage derives the next stage which is an Entermediate stage. It is also an differential amplifier. the overall gain requilement of op-amp is very high. The Enput stage alone Cannot provide such a high grins Intermediate stage provides on additional voltage gain Requêred. This stage consists of Careaded amplifiers Called multistage amplifier used to get high gain. Buffer & Level shifting stage The level scripter ships are level of an output of the Entermediate volage. This stage shigts the DC level. . The lard shifted stage beings The docolered down to ground potential, when nosegnal is applied to the Engel terminals. Mrs. Asha, K, Asst. Professor . Chilter Skitting (4+ Paral 2018-19

output stage: -The base requirements are low output impedance, large a.c. output Voltage swing and high cullent Sourceing & simking Capability. push-pull complements y amplifier use used as Daires stage The output stage provides the Required power output. This is also alled power amplifier IDEAL OPAMP. $A_{0L} = D_0$ $\gamma_{1} \rightarrow \overline{1}_{1} = 0$ Jue figure (6) shows VJ=0 OP-AMP ideal amplifier. It Vg · V + -> Ig=0 \$ has two Enput Signably & Vz applied to Inverting I deal op-omp. & nover Enverting deeminets respectively. The chalacteristics of ideal op-amp age. @ Infinite Enput Empedance (REn= 00) · The Enput Empedance of The op-amp B Enforcity. . The Enput Purpedance & defined as The Empedance Seen at the Eight teenients of the op-amp. The Empedance is a parameter such opposes the flow of arrent. Ren=00, ensures that no allert Complow Entotate on Edeal op-amp. 6. Infinite voltage gain AOL=26. The differential open loop gain is infinite for ideal op-amp. $A = \underline{Vo} = b.$ Mrs. AshafoAsstoppogesson put voltage, the output voltage of op-amp becomes infinite.

.....

I Deal op-amp. [Op-Amp Jupnt Modes AND parameters] · Differential amplifier(DA): An amplifies which amplifies The difference between the two imput signal. Hence o êt is called Differential (or Difference) amplified. apply two Expect signal to DA while No is the Single ended output . Each signal is measured with respect to ground. $V_{0} \propto (V_{g} - V_{IA})$ $V_{0} \propto (V_{g} - V_{IA})$ $V_{0} \propto (V_{g} - V_{IA})$ $V_{0} \approx \frac{1}{2}$ $V_{0} \approx \frac{1}{2}$ $V_{0} \approx \frac{1}{2}$ $V_{0} \approx \frac{1}{2}$ $V_{0} \approx \frac{1}{2}$ Differential genin (Ad) From eqn O, we Con write $V_0 = Ad (V_a - V_{\underline{a}})$ Ad -> Constant of propostionality Jue Ad Es the gain with which difference between two input signals. DoA o amplifies the hence it is different of gain. Ad. let differen Voltage Va= Vg-Vz. Hence differential gain = Ad = Vo Differential gain in decibel (dB)^d. $\int Ad = 20 \log_{10} (Ad) \operatorname{cm} dB_{-}$ Common mode gair. (Ac) · If we apply two Empite Voltages which are equal in all the respects to the differential amplified de VI=V2 then Edeally the output voltage must be equal to zero. Mrs. Asha K, Asst. Professor SVIT 2018-19

population Amplifies (E1)
• Rut the output Voltage of the particled different of
amplifies not only depends on the difference voltage
but also depends on the creage of Common level
of the two Enprts.
Ef average level of the two Input Segue 3 applied
to op-amp dested of
$$V_{L} = V_{1} + V_{2}$$
.
Practicely the Differential complifies paroduces the output
Voltage propositional to such Common mode segues.
The output voltage
 $V_{0} = A_{L} V_{C}$.
For Edeal op-amp, $A_{d} = to$, $A_{c} = 0$. Juis engres zerolpfe
 $V_{1} = V_{2}$.
Common mode References by a sation common
 $V_{1} = V_{2}$.
Common mode References by a sation common
 $V_{2} = V_{2}$.
 $V_{2} = V_{2}$.
 $V_{3} = V_{4}$.
 $V_{4} = V_{5}$.
 $V_{5} = A_{1} V_{2} + A_{2} V_{2}$.
For Edeal op-amp, $A_{1} = to$, $A_{c} = 0$. Juis engres zerological
 $v_{1} = V_{2}$.
 $Common mode References by a sation control
 $V_{2} = V_{3}$.
 $V_{3} = V_{4}$.
 $V_{4} = V_{5}$.
 $V_{5} = A_{1} V_{5} + A_{2} V_{5}$.
 $V_{5} = A_{2} V_{4} + A_{5} V_{5}$.
 $V_{5} = A_{5} V_{5} + A_{5} V_{5}$.
 $V_{5} = A_{5} V_{5} + A_{5} V_{5}$.
 $V_{6} = A_{1} V_{5} + A_{5} V_{5} + A_{5} V_{5}$.
 $V_{6} = A_{2} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} = A_{5} V_{5} V_{5}$.
 $V_{5} = A_{2} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} V_{5} + A_{5} V_{5} V_{5} + A_{5} V_{5} V_$$

~

Depending Amplifiers 22

$$CMRR Ch dB = 20 (cg | Ad | cd B | Impostent presented of op-amp [[peacticat] (D) Mol= 105/006
(D) Imput offect voltage
Differential voltage (Vos) needed to indue Vo=0]
Typical value Vos= IMV.
(B) rag (meast 2 -
(B) rag (meast 2 -
(B) rag (meast 2 -
(C) Imput (C) value Vos= IMV.
(C) raped Mist
TB = JB++JB2. to make Vo=0, (meast High=
(C) raped Mist
(C) raped mise for for maintense.
(C) raped of so mp.
(C) Determine the output Voltage of an op ramp for
(D) Determine the output Voltage of an op ramp for
(D) Determine the output Voltage of an op ramp for
(D) Determine the output Voltage of an op ramp for
(D) Determine the output Voltage of an op ramp for
(D) Determine the output Voltage of Soo NV & 240 AV or the
differential of the camplible (S) (o5.
(AM)
Ac = Ad = 5000
Vo = Aj Vd + Ac Vc
= 500 0X (V1-V2) + Ac (V1+V2)
= 500 0X (V1-V2) + Ac (V1+V2)
= 500 0X (V1-V2) + Ac (V1+V2)
= 300012.5 AV. = 200.0135 mV.$$

Oppositional Ampilities
 (E)²

 We know the f
 Ue: Ad Ve + Ac VC

 = Ad Ve [1 + Ac Vc]

 [Vo = Ad Ve [1 +
$$\frac{1}{CMRR}$$
 Ve]

 if we know Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Ve, Ve & CMRR we can easily calculable

 Vos when Ad, Person Y & Component we do volves gaves

 Schen Rec (consplings ase provided sn and promp carvit so

 cag to seedure the gave at we gaves frequences.

 other acass (conspling Way Repress Grow At may cost and the gave grow can at we gave frequences.

 capacitances conspling Way Repress Filter we for a labele

 the op-awp aces site a low-pass filter

 The op-awp aces site of a suborn for fig using Bode.

 ptt -
 ds (A) = loo filter

 Label (A) = loo filter

 the fi

periodial Amplifies 24
A fin = gain Bandwidd To pardud
If negative feedback actual op-amp it scalues the
gain to AF, then
AF fit = fr
(1)
$$f_{H} = \frac{f_{T}}{AF} >> f_{H}$$

Due to seduction Engain could by feedback, the
bandwidt encreases from fin to fit.
Slead sate = -
Because of presence of Laparetances, when is RC could the
Because of presence of Laparetances, when is RC could the
Slead sate = -
Because of presence of Laparetances, when is RC could the
Slead sate = -
Because of presence of Laparetances, when is RC could the
Slead sate = -
Because of presence of Laparetances, when is RC could the
Slead sate = S = $\frac{dv_{i}}{dt}$ (max.
it is hypical value is one values as sheen in figure
For a simularity of the op of the set of the set of
 $S = \frac{dv_{0}}{dt}$ = VmO.
 $V = \frac{1}{\sqrt{dt}}$ = $\frac{1}{\sqrt{2t}}$ = $\frac{1}{\sqrt{2t}}$

The Two assumptions are.

10 Zero Enput accent :-The current draw by eltrer of the Enput teeningh (Enverting & non Enverting) Es Zero. 20 VERtual ground. This means that differential imput vig Va blow hon Envertingh This means that differential imput vig Va blow hon Envertingh

$$V_d = (V_1 - V_2) = 0$$

 $V_1 = V_2$
line of the entropy there is violating

Thus under linear gange of operation there is the Sense short truit between the two Empit terminab, in the Sense that their voltages are same. R. Rout

_

1:4:

Operational Amplifiers (E)
pho Learn (D)
An Enverting amplifier has
$$R_1 = \partial KR$$
. $R_f = 10 KR2$. for
an Enput Voltage ob 105 V, find the output Voltage
of the circuit.
 $R_1 = 2KR$ $R_f = 10 KR$. $V_{fn} = 1.5V$ $V_0 = ?$
 $V_0 = -\left(\frac{R_f}{R_1}\right) \cdot V_{en}^{2}$
 $= -\left(\frac{10 \times 10^3}{R_1}\right) \times 105$.
 $= -7.5 Volts$.
(D) Dester on Enverting amplitude to pavoride on output
Voltage ob -9V for on Enput of $3V$.
Given $V_{en} = 2V$ $V_0 = -9V$.
Find R_1, R_2 .
 $AV = \frac{V_0}{V_{en}} = \frac{-9}{R_1} = 4.5$.
 $V_{en} = \frac{1}{2}$
 $AV = -\frac{R_f}{R_1}$ $R_f = \pm 4.5K\Omega$.
 $AV = -\frac{R_f}{R_1}$ $R_f = \pm 4.5K\Omega$.
(B) \cdot An optime is used as an inverting amplitude to inv.
amplifting on Enput Sites where of amplitude to inv.
 $Creak to peak)$ the input Resistance $R_1 = 1KR$.
 $V_{en} = 10KSZ$. Calculate the Voltage gash S .
 $Statut The output coareform to scale.$
 $Skelth The output coareform to scale.
 $Skelth The output (R_1 = 1KR) R_f = 10KR$. $Av = ?$
 $V_0 = -(\frac{R_f}{R_1}) \times V_{en} = -10KR$. $Av = ?$
 $V_0 = -(\frac{R_f}{R_1}) \times V_{en} = -10KR$. $Av = ?$
 $V_0 = -(\frac{R_f}{R_1}) \times V_{en} = -10KR$. $Av = ?$
 $V_0 = -(\frac{R_f}{R_1}) \times V_{en} = -10KR$. To inv. $= -1V$.$

$$\frac{\text{Operational Amplifiers}}{\text{N}_{\text{V}} = -\frac{V_{\text{O}}}{V_{\text{CN}}^{2}} = \frac{-1}{100 \text{ mV}} = -10.$$

$$\frac{V_{\text{CN}}}{V_{\text{CN}}^{2}} = \frac{1000 \text{ mV}}{100 \text{ mV}} = \frac{10000 \text{ mV}}{100 \text{ mV}} = \frac{1000 \text{ mV}}{100 \text{ mV}} = \frac{1$$

Mrs. Asha K, Asst. Professor

2018-19

Dependence Amplifiers of
$$V_0 = P_{\text{F}} \left[\begin{array}{c} R_1 + R_{\text{F}} \\ R_1 \cdot R_1 \end{array} \right] = \left[1 + \frac{R_{\text{F}}}{R_1} \right] = \left[1 + \frac{R_{\text{F}}}{R_1} \right]$$

Cf $R_1 = \mathcal{D}$ then $\left[\overline{A_1 = 1} \right]$ the det is the Voltage of the reading of the reader of the

-


×4,-

Operational Amplifiers (c). 22
3) In the e-following op-amp densit find voltage
gain, causant down from the source op output
voltage, the causant trying the Load restistor.
power delivered to the Load restistor.

$$R_1 = \Re R_{-}$$
 If $R_1 = R_2$ If $R_1 = R_1$
 $R_1 = \Re R_{-}$ If $R_1 = R_1$ If $R_1 = R_1$
 $R_1 = \Re R_{-}$ If $R_1 = R_2$ If $R_1 = R_2$
 $R_1 = \Re R_{-}$ If $R_1 = R_2$ If $R_1 = R_2$
 $V''_1 = \Im SEn D t$
 $Find A_{V, S} T''_{IN, S} VOLP Po
 $A_V = 1 + \frac{R_1}{R_1} = 1 + \frac{R}{2} = 5$.
 $I''_1 = \frac{R}{R_1} = \frac{R}{R_1} = 1 + \frac{R}{2} = 5$.
 $I''_1 = \frac{R}{R_1} = \frac{R}{R_2} = 1 + \frac{R}{R_1} = \frac{1}{N}$
 $Vo(\Re N_2) = \frac{V_0}{V_2} = \frac{10}{N} = 7.07 V$.
 $Vo(\Re N_2) = \frac{V_0}{V_2} = \frac{10}{N} = 7.07 V$.
 $Po = \frac{V_0^2}{V_2} = (7.07)^2 (100 = 0.5 \text{ Watts})$.
Present turking Deliver turking Deliver cauch turking Deliver of a source turking turkin$

// ')33 StepOThe voltage V, at non-Envesting termined $V_1 = V_{en}$ stappine node VI is about the same potential as valle Vin according to the concept of viertual ground. $V_1 = V_2 = V \mathcal{C}_{23}.$ stepsille the node v2 is converted to the output terminal disetty, the voltage at the output terminal is some as the Privating terminal. $v_0 = v_1 = v_{\mathbf{A}}$ It is also called source follower, unity gain amplifier, buffer amplifier or isolation amplifier. The output voltage is said to be following the input Voltage "so the augunit is called a voltage follower. The waveform shown in figure. AVEn · Voltage follows has large bandwidth. ->+ · Very large input resistance in MA Vo . Low output impedance, almost 2020. Vm . The olp follows incomputerouthy of $V_0 = V_{ij}$ without any phase shift. Thomsfer characteristics of op-amp. An op-amp & lineag with high gain over a very Small Value of Vi= E as shown in fog. beyond which it Saturates, Vo = Vcc -e/ $\sim_{V_{a}}$ Vi + Vo @ open horp op-amp-(b) Transfer characteristics

partient The input to the op-amp is losin lot volts provate output waveform Endiciting time peaked & maximum Value/ 18 Ans: - the cut is followed $V_0 = V_{ey}$ += losenlot. maximumyahre = 10V $\omega = 10 = 2\pi$ maximmy. +loV T = 0.6283 seec. -lovk. E T= 0.62+3 See. Time period. Addition or Summer aquit :-An op-amp aquit En which The output voltage B Paoportional to the sum of the all the Enput voltages can be defined as sommer ciquit. Two types of sommer aquet 1) Investing Summe aquiet D INon Enverting Summer cieuret. Chesification made depending upon the sign of the output . Inverting Summing amplifier · In this aquiet, all the input signal to beaddad are applied to the Enverting Cuput teeminal of the op-amp- The circuit with three imput signal Mrs. Ashark, Asst Protessor En Gigune. SVIT 2018-19



Operational Amplifiers (2) 30
Step 1: The Voltage Viat the non-Converting-
termedual.
Many Expects are considered to the non-investing terminal.
Many Expects are considered to the non-investing terminal.
The voltage Vi found by applying KCL. KCL stalles
The voltage Vi found by applying KCL. KCL stalles
The voltage Vi found by applying the top-
Content Kom of the case to extern g transmed must be
content Kom of the case to extern g transmed.
In +I, +I, = = 0.

$$\frac{V(1 - V1 + V_{12} - V_{2} + V_{13} - V_{3}}{R_{1}} = 0.$$

 $\frac{V(1 - V1 + V_{12} - V_{2} + V_{13} - V_{3}}{R_{1}} = 0.$
 $\frac{V(1 - V_{1} + V_{14} - V_{1} + V_{13}^{2} - V_{1}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{3V_{1} = V_{11} + V_{12} + V_{13}}{R} = 0.$
 $\frac{1}{R} = 1g.$
 $\frac{1}{R} = 1g.$
 $\frac{1}{R} = 1g.$
 $\frac{0 - V_{2}}{R} = V_{3} - V_{0}}$
Mrs. Asha K, Assel Professor $\frac{0}{R} = V_{3} - V_{0}$

p9

$$\frac{-V_{2}}{R} = \frac{V_{2}}{R_{f}} - \frac{V_{0}}{R_{f}}$$

$$\frac{V_{0}}{R_{f}} = \frac{V_{2}}{R_{f}} + \frac{V_{z}}{R}$$

$$\frac{V_{0}}{R_{f}} = v_{2} \left[\frac{R+R_{f}}{R_{f} * R} \right]$$

$$V_{0} = v_{2} \left[\frac{R+R_{f}}{R_{f} * R} \right] R_{f}$$

$$V_{0} = V_{2} \left[\frac{R+R_{f}}{R_{f} * R} \right]$$

$$V_{0} = V_{2} \left[\frac{1+\frac{R_{f}}{R}}{R_{f}} \right]$$

$$V_{0} = \left(\frac{V_{0}^{2} + V_{12} + V_{13}}{2} \right) \left(\frac{1+\frac{R_{f}}{R}}{R_{f}} \right)$$

$$If R_{f} = 2R_{1} + 7hm \left[\frac{V_{0} = V_{01} + V_{02} + V_{03}}{2} \right]$$

$$\frac{V_{0} = 0.2 V_{M}}{V_{0} = 0.1 V_{M}} \frac{V_{1}}{V_{0} = V_{01} + V_{12} + V_{23}}$$

$$\frac{V_{1} = 0.2 V_{M}}{V_{13} = 0.1 V_{M}} \frac{V_{1}}{R_{2}} + \frac{V_{1}}{V_{1}} + \frac{V_{1}}{R_{2}} \frac{T_{f}}{R_{f}} = R_{2} = R_{3} = 2K.$$

$$\frac{V_{1} = 0.2 V_{M}}{R_{2}} \frac{V_{1}}{V_{2}} + \frac{V_{1}}{R_{1}} \frac{T_{f}}{R_{1}} \frac{R_{f}}{R_{1}} = R_{2} = R_{3} = 2K.$$

$$\frac{V_{1} = 0.2 V_{M}}{R_{1}} \frac{V_{2}}{R_{2}} \frac{V_{1}}{V_{1}} + \frac{V_{1}}{R_{2}} \frac{T_{f}}{R_{1}} \frac{V_{1}}{R_{1}} \frac{R_{1}}{R_{2}} \frac{V_{1}}{R_{1}} \frac{V_{1}}{R_{2}} \frac{V_{2}}{R_{1}} \frac{V_{2}}{R_{2}} \frac{V_{1}}{R_{1}} \frac{V_{1}}{R_{2}} \frac{V_{2}}{R_{2}} \frac{V_{1}}{R_{2}} \frac{V_{2}}{R_{2}} \frac{V_{2}}{R_{1}} \frac{V_{2}}{R_{2}} \frac{V_{2}}{R_{2}}$$

Mrs. Asha K, Asst. Professor

persistional Amplifiers

$$\frac{1}{12} = R + trie non - Envezting tearminal, two resisters
are connected the voltage across one of at
resisters is found by applying voltage across one of at
resisters is found by applying voltage divides onle.
$$V_1 = V_{21} \frac{R_3}{R_3 + R_3}$$

$$\frac{R_3 + R_3}{R_3 + R_3}$$

$$\frac{R_4 + R_3}{R_4 + R_3}$$

$$\frac{R_4 + R_4}{R_1 - R_1} = \frac{N_2 - V_0}{R_1}$$

$$\frac{R_4 -$$$$

.

TP.
$$R_{g} = R_{1}$$
, one voltage gain becomes unity, then, the
church is substantial circuit.
If $R_{f} > R_{1}$, then voltage gain becomes gested them ruly
and the circuit is colled difference amplifies.
Problem.
Proble

Side Sign an paramp church to get the encymined
Since of equipule voltages are subtracted, the degrifted
Since of equipule voltages are subtracted, the degrifted
Cignift is as follows
Since of coefficient
ob V, & V_2 are
years.
Croose R₁=F₂:
R₁=F₃:
Vo = R₁-(U₁-V₄)
$$\longrightarrow$$
 (D
R₁ = 10 K.2
R₁ = 8 R₂ = 8×R₁ let R₁ = 10 K.2
R₁ = 80 K.2
(Desligh the op-arp input that to the Can give the order
as $V_0 = 3V_1 - 3V_2 + 4V_3 - 5V_4$
The positive b regative to take to able added Aspectibly using
thus added then Subtrate 9.
Vo₁ = -(R₁+V₁+R₁-V₂)
(Comparing color to R_1 = 10 K.2
R₁ = 8 NR₁ = 100 K.2
No = $\frac{R_1}{R_1}$
(Desligh the op-arp input to R_1 = 100 K.2
(Desligh the op-arp input to R_2 = 100 K.2
No = $\frac{R_1}{R_1}$
(Desligh to R_1 = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$
(Desligh to R_1 = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_2}$ = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$
(Desligh to R_2 = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_2}$ = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$
(Deslight to R_1 = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$
(Deslight to R_1 = $\frac{R_1}{R_1}$ = $\frac{R_1}{R_1}$

(7) 45

 $T \downarrow$

$$\begin{array}{c} \begin{array}{c} R_{12} \\ \hline F_{2} \\ \hline F_{2} \\ \hline F_{2} \\ \hline F_{2} \\ \hline F_{4} \\ \hline F_{6} \\ \hline F_{6} \\ \hline F_{6} \\ \hline F_{6} \\ \hline F_{7} \hline F_{7} \\ \hline F_{7} \\ \hline F_{7} \\ \hline F_{7} \hline F_{7} \\ \hline F_{7} \\ \hline F_{7} \hline F_{7} \\ \hline F_{7} \hline F_{$$

Here the output voltage is on Entegestion at the Enput RI Vis MM voltage. · passive integrator Active integrator. The Enput signal is connected to the investing terminal Through a resistance R. It is investing integrales. · For the infinit to behave as an integrator, a Capanital Es necessary. To the apartitor Es connected En the feedback pater. between the output terminal & the . The non-Enverting terminal & contracted to ground. Step 1:- The Voltage V, at the non-Enverting techninal Since the non-Enverting techninal & granded VI=0. REFP 23 - From the Concept of Viletud ground, Step 3: - apply KCL at the Enveeting Jerminal. Let II be the cuesal trongh R1 & ic is the cuesant Kurnah repairier. through apaultor. $I_1 = c$ staphi-seplace cueent (yI) by Ohms law. Vi-0 = ic $lc = V_i$ R the onlynt voltage is Vo=-Vc. z- flc.dt $V_0 = -\frac{1}{2} \left[\frac{V_u^2}{R} \cdot dt \right] = -\frac{1}{2} \left[V_u^2 \cdot dt \right]$ Mrs. Asha K, Asst. Professor

Differentiato?; -Any ciquiet whose output voltage is propositional to an ederivative of the imput voltage can be defined as a differentiator. A capacitor is used to realize the differentiator. The Voltage across the Corpanitor is $V_c = \frac{1}{C} \int \dot{L}_c \cdot dt$. $f_{c} = c \cdot \frac{d}{dt} (v_{c}).$ Thus, the ment through the Capacitor is proportional to the desirative of the Gpanitos younge. Vên of Covert -0 V 0 op-amp as differentator. · Vin is connected to investing terminal through the Capacitor C. The Resistor REE's connected in the feedback path between the output teeminal & the investing teeined · The non-Enveeting terminal B connected to ground. Step 7 : The vollage V, at the non - Enverting terminal Es V,=0, since non-inverting termined is grounded. Steps: - Flomthe Concept of Vistnal ground, the $V_{\mathcal{A}} = V_{1} = 0$ <u>step3</u>: - apply KEL at ose investing termined. Let If is the current through resistor Rg & Let If is the Carron through the Capacitor Mrs. Asha K, Asst. Professor I SVIT to= If, 2018-19

l ရ) 49

• • • • • • •

_

Full late at the arrow by other law

$$V_{2} - V_{0} = \frac{4}{R_{2}} = \frac{0 - V_{0}}{R_{2}}$$

$$\frac{1}{C_{c}} = -V_{0}$$

$$\frac{1}{R_{2}}$$

$$\frac{1}{V_{c}} = -V_{0}$$

$$\frac{1}{R_{2}}$$

$$\frac{1}{V_{c}} = -V_{0}$$

$$\frac{1}{R_{c}} = \frac{1}{C_{c}} + \frac{1}{C_{c}}$$

$$\frac{1}{V_{c}} = -V_{0}$$

$$\frac{1}{R_{c}} = \frac{1}{C_{c}} + \frac{1}{C_{c}}$$


$$\frac{1}{R_{c}} = \frac{1}{C_{c}} + \frac{1}{C_{c}}$$

$$\frac{1}{R_{c}} = \frac{1}{C_{c}} + \frac{1}{C_{c}} + \frac{1}{C_{c}}$$

$$\frac{1}{R_{c}} = \frac{1}{C_{c}} + \frac{1$$

50

.___. . . .



Mrs. Asha K, Asst. Professor

2018-19

Operational Amplifiers 52
The op-amp Au is investing summels

$$T_{0} = -\frac{R_{g}}{R_{5}} \left[V_{01} + V_{02} + V_{02} \right]$$

 $= \left[-V_{11}^{*} + \left(-\frac{1}{3}V_{12}^{*} \cdot d + \right) + \frac{1}{d_{T}} \left(-V_{12}^{*} \right) \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $\overline{1}V_{0} = V_{11}^{*} + \int V_{12}^{*} \cdot d + \frac{1}{d_{T}} V_{12}^{*} \right]$
 $V_{11}^{*} + \frac{1}{2} \cdot \frac{1}{3} \cdot \frac{1}{9} k_{2}$
 $A_{11} = V_{11}^{*} + \frac{1}{3} \cdot \frac{1}{9} k_{2}$
 $V_{2n}^{*} = 5 \text{ cmV}^{*}$

$$V_{2n}^{2n} = 50 \text{ mV}.$$

$$\overline{I} = \frac{50}{100} = 0.5 \text{ mA}.$$

$$I(100n) = \frac{50}{100} = 0.5 \text{ mA}.$$

$$No \text{ current flows into the the terminal}$$

$$I(3.9 \text{ k}) = 0.5 \text{ mA}$$

$$V_{0} = V_{A} + 3.9 \times 0.5 \times 10^{3} \times 10^{3}.$$

$$= 50 \text{ mH} 1950 \text{ m} = 2000 \text{ mV}.$$

$$AF = \frac{V_0}{V_{ch}^2} = \frac{2\pi v_0}{50} = \frac{40}{100}$$

Ŋ

$$\frac{\partial perational Amplifiers}{\langle D \rangle} = \frac{\langle D \rangle}{\langle D \rangle} = \frac{\langle D \rangle}{\langle$$

-

 \cap arational Amplifi

١

$$V_{P} = 30 - V_{P} = 0.6 V_{O}$$

$$V_{P} = 30 - V_{P} = 0.6 V_{O}$$


$$V_{P} = 0.6 V_{O} = 0.6 M A$$

$$V_{P} = 0.6 V_{O} = 0.6 M A$$

$$V_{P} = 0.6 M$$

Mrs. Asha K, Asst. Professor

2018-19



$$V_{+} = F_{2} T_{B}.$$

$$ut use -ve determining
$$T_{E} = \frac{V_{+}}{R_{1}} + \frac{V_{+} - V_{0}}{R_{+}}$$

$$\frac{V_{0} = 0}{\left[R_{2} = R_{1} \lor R_{+}\right]}$$
The two enput voltages of own of anny are 2VB 3V. The
Common autput voltage is 2mV. The difference made
of voltage is 9V. Find CmRR.

$$V_{1} = 2V \quad V_{2} = 3V \qquad A_{c} = A_{D} = ?$$

$$V_{c,MD} = 2mV \cdot \quad V_{dMD} = 9V \cdot$$

$$A_{c} = \frac{V_{cM,0}}{V_{cM} ?_{H}} = \frac{2mV}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{dM} ?_{H}} = \frac{9V}{(2+3)/2} = 0.8 \times 10^{-3} \cdot$$

$$M_{d} = \frac{V_{dM,0}}{V_{d}} = \frac{9V}{V_{d}} = \frac{9}{(2+3)/2} = \frac{1}{V_{d}} = \frac{1}{V_{d}}$$$$

P. AC = 3-33 -1.30×10 Mrs. Ashark Asst. $\underline{Protessor} = 4 \cdot 5^{V}$

56

201871/97


"Cor

Module -4 BJT Applications, Feedback Amplifiers and Oscillators BJT as an amplifier, BJT as a swetch Transistor Switch circuit to Switch ON OFF an LED and a lamp in a power circuit using a oday [refer 4.4 and 4.5 of Texts). Feedback Amplifiers principle, properties & Advantages of Negadive Feedback, Typep of feedback, Voltages serles feedback, gain stability with feedback (7.1-7.3 of Text 1) Oscillators Barkhaumsen's coîteria for oscillation, RC phase serift oscillatos, Wien Boudge Oscillatos C7.7-7.9 of Text 1)

IC 555 Times and Astroble OSKIGTOR using IC 555 (17.2 and 17.3 of Text 1) IC 555 (17.2 and 17.3 of Text 1)

> i.

L3)




BJT as an amplifier Amplification is the process of linearly increasing the amplitude of an electrical signed and is one of the major properties of a trasestor. BJT exhibits high cussent gain Gilled B. when a BJT is blased in the active (or linear) region. The Base-Emitter (BE) juntion has a low resistance due to forward bias & The Base - Collabor (Bc) function has a high resistance d'une to reverse bias. Representation of DC and AC Quartities -Xr Here italic Capital letters are used for both de andac Currents (I) and Vo Hage (V). -X- AC Currorent & Vottages are always one values unles * Lower Case E'S & used for Enstantaneous values of allert and voltage respectively. -X- DC quantities always carey on upper lase roman (nonit)alie) Subscript. Example. IB, Ic. and IE are DeTransstag cueent VBE, VEB, and VEE are De Voltages flom one termined to other. VB, VC, VE represents de Voltages from the transistor terminal to ground.

Basic transistor completies ciganit with an Source voltage Vs and de bias voltage VBB superimposed is shown in bigure D. Vsigssuper Emposed on the VBB by carpentive Coupling. The dc bins voltage Vcc is connuted to the collector terrouge the Collector resistor RC-Vcc Vcc V_{BB} V_{BB} V_{UI} V_{U Fig () Transistor ampleties circuit Common emitter Configuration. The ac input voltage produces an ac base accents which results in a much larger ac collector averant. The ac collubor ausent peroduces on ac voltage across Res June producing on amplified but invested, grappoduction of ac input voltage in the active region of operation The forward biased-base conter finition presents a very low resistance to the ac signal. This enterof accemitter resistance le designated se' en tig 0 3 appears in socies with RB. The ac base voltage is Vb=Jere

The ac collector voltage Ve, equals to voltage drop across the Re. $V_e = I_e R_C$ Here Ic > Je, or Collector voltage ? $V_c = I_e R_c$ Vb is given by apply KVL to import side. VS - VB - IBRB Vb=Vs-JbRB. the VCEs transister ac vottages For a transistor voltage gain is defined as the radio of the output voltage to the Enpot voltage The vation of Vato Vb Es ac voltage goin Ar of combited. Av= Vc Vc=IeRG & Vb=Iere Substitute Av = IeRG A, = Rc sol ._____. Equation (Shows that the transistor provides amplification in the form of voltage gain, which Es dependent on the Values of Rc and Te. Re is greater than De hence the output voltage is greater thom input voltage. hence Transistor in CE mode Es also a very Good Vollage amplifier.

Befermine the voltage gain and the ac Expect voltage
En figure. if
$$\sigma_e' = 50 \pi$$
.
Re
Vert Vert Vert Vert Vor Vor
Vs (Vert Vert Vert Vert Vor
Vert Vert Vert Vert Vert Vor
Vert Vert Vert Vert Vert Vert Vor
Vert = Re
The voltage gain is
 $A_V = \frac{Re}{\pi e'} = \frac{1.0 \text{ kr}}{50 \Omega} = 20.$
The voltage gain is
 $A_V = \frac{Re}{\pi e'} = \frac{1.0 \text{ kr}}{50 \Omega} = 20.$
The voltage gain is
 $Vort = A_VV_b$
 $= 20 \times 100 \text{ mV} = 2 \text{ Vorms}$
(2) Determine the Voltage of Re in fig (2) when it will take to
have a voltage grint of so.
 $R_c = 7$ $P_V = 50, \ re' = 50$
 $A_V = \frac{Re}{\pi e'}$ $R_c = A_V \times \pi e' = \frac{50 \times 50}{-3000}$
 $R_c = 2.5 \text{ kr}$



The BJT as a switch The first application of BIT as a linear amplifier. The second major application area is BIT as a switch. Forføst application BJT will be in Active region of operation, For second application BJT normally operated alternatively in cutoff. and saturation. when transistor is applied with external voltage le Binged, the transistor works in one of the following Three regions. They are 1 active region 2. autoff region 3. Saturation region Collector - Bale Juntion Emitter - Base Junition Kegion. Reverse Biased Forward biased 1. Active Reverse biased Reverse biased 2. Cut-off Forward blased. Forward bidged 3. Saturation operation of transistor, BEDR-emitter juntion biased and collector-Base Es Deverse biased. For Normal is forward Switching operation. Fègure 3 shows The Basic operation of a BJT as a In fight , The transistor is operated in the Cut off region because Base-emitter junction is not forward Bialud. In this Case, transistor is idealy, on open between Blaged. collector and emitters as indicated in equivalent cipinit.

In figure 3 B. transistor Es in the Saturation region because the base emitter juntion and base-collictor junition are forward biased and The base cullent is made lorge enough to cause the collector current to Deach its Saturation value. The Tradistor acts of a closed switch, hence treig is a Short between collector & emitter, as shown in equivalent Herea a Small voltage drop appears across the transistor which is saturation voltage. VCE(sat). $R_{c} = 0$ R_{B} $I_{B}=0$ $I_{B}=0$ tVcc Rc C σE @ Transistor Es i'n wit off region - open switch. $R_{c} = \uparrow V_{cc} + V_{bc} + V_{cc} +$ 6). Transistor En Saturation- closed Switch. Figure 3). Switching action of omideal Transistor.

In Cut-off regions of operation, we gleiting cleakage Current, all of the Currents are zero, and VCE Esequel to Vcc VCE (Contoff) = VCC During saturation, the base-emitter juntion is formald biased and there is enough base current to produce a maximum collector current, the transistor is gaturated. Apply RVL to equivalent cigmit. Vec - IcRc - VCE(sat) = 0. Them. Collector saturation current is given by Ic(sat) = Vce-Vce(sat) VCE(SAT) << Vcc, here can be neglected. $I_{c}(cat) \stackrel{\cong}{=} \frac{V_{cc}}{Re}$ The minimum value of base woont needed to produce Saturation ES. $I_{B(min)} = I_{c(sat)}$ P Dc Normally IB. Value choosen will be greater than IB(min) to ensure that the transistor is Saturated. Note: - The sation output cullent Ic with respect to input current IB is called as commonairout gain B. emitte $B = \frac{IC}{T_{P}}$

6) A simple application of a transistor switch The transistor in Figure 5. is used as a switch to tum tre LED on and off. For Example, a square wave Enput voltage webs a period of 2 is applied to the Enput as shown when the septeme wave is at OV. The transistor is in cutoff; and since mere is no Collector current, the LED does not emit light. when the squase wave goes to its high level, the transistor saturates. This forward biases are LEDS the resulting collater avent torongh the LED causes it to emit léght. Theus, The LED & on for 1 second and off for 1 Second. Vin 0 1 OFF

Fig S. A Troughstor used to switch on LED On and off.


Problem
The LED in figure 5 soquires solut A to emit a sufficient
lend of light. Junctors for a fire collected Correct should be
approximately som A. For the following chait values,
determine the amplitude of the square wave capat
Voltage necessary to note size that the transition.
Values Necessary to note size minimum values base
galaxites. Use double the minimum values base
(userate 0.5 a subply margin to engree Solutation.
Value = N, Values 0. 30 vs. Re = 220 fl. Re = 3.2K Rs. Bac = 50,
Ond Value = 1.6V
Apple FVE \$Tarendo for = Value - Value of base
Solution:
Tarent 0.5 =
$$\frac{Value + VE}{Pac} = \frac{Value - Value + Values}{Pac} = \frac{Value + Value}{Pac} = \frac{Value}{Pac} = \frac{Value}{Pa$$


Feedback Amplifiers

()91 a feedback amplifier, voltage or current output is fedback to the imput through a modifying network, which determines the magnitude & phase. O Here a flaction of one amplifies output is fed back • This pasting dependence of amplifier oulput on its input helps to control the output. to the Enput againt. () A feedback amplifies has two pasts namely · An Amplefier The feedback contre opposes the input (negative feedback) or aids the Enput (positive feedback). · Feedback cig cifit characteristics of the amplifier can be altered in a degårable næmer using feedback. The main porspose of amplifier is to amplify the Signed WETHONT changing its chalanteristics except its The amplifier which works on the principal of feedback of Known as feedback amplifier. Feedback is a process where in a fraction of output (voltage | movent) is fed back to the input. Then their well be two signals at the Enput Ce the 'Osigenal Enput signal '& fed back signal.

 \bigcirc

These are two lypes of Feedback, namely · positive feedback · Negative feed back This classification is based upon how and inwhat phase the Enput signal and fraction of output are mêxed. positive feedback amplifier positive Feedback amplefier 28 shown & figure The two inputs to the amplifiers are Input Signal and returned signal (fed back signal) are in same phase. & these signals are then added up and the resultant output increases, These cignits performing above operation are Called positive Feedback amplifieg. The positive foodback & also called as regenerative og déret feedback. positive feedback causes déstortion and Enstablicity & amplifiers and hence it is not snipple pred as amplifier. But positive feedback ampleties. Encreases the gain & overall power of Enput segued hence used as opullator céquite. Vé n Vout ٧ĉŋ input output Signel signal Feedback Network Fegure D: positive feed back Feedback L Signal





 $V_{cl} = V_{cl} - \beta V_{out}$ $V_{out} = V_{c} - A_{F}.$ $V_{out} = A \quad \text{$$ $$ {V_{cu} - \beta V_{out} $} $$ $V_{out} = A \quad \text{$$ $$ {V_{cu} - \beta V_{out} $} $$ $V_{out} + A \quad \beta V_{out} = A \quad V_{cu}.$ $A_{t} = \frac{V_{out}}{V_{cu}} = \frac{A}{1 + \beta A}.$

properties of Negative Feedback Amplifiel (3) · Derlensitize the gain : It brings stability to amplifier by making gain less sensifive to all kind of Variations. · Reduce nonlinear distortion In negative feedback amplifier ; the negative feedback makes the output propositional to one Enputs l'e reduces non-linear distortion. · Reduce the effect of Noise. The another property of Negative feedback amplifier are minimizes the contribution by unwanted efectorical signals. Juese werld anted signals are Called noëse > Jeese may be genelated by as and Components or by extraneous interference. · Control The Enput & output Empedances Negative feedback amplifiers are capable of Modifipe or Controlling [é, e increase or decrease] The input and only it impedances. This is done by choosing appropriate beedback topolosy. · Extend the bandwidth of the amplifier By Encosporting negative feedback, the bandwidth can be Encreased.

Advantages of Negative-Peedback In negative feedback amplifier, the gain of the amplefier reduces, however it is still used in almost every amplefier due to Ets Various advantages · Gain stability · Significant extension of Boundwidth · very less d'Estortions · Decreased output resistance · stable operating point · Reduces noëse and other Enterference in amplifier Types of feedback These are Four types of feedback 1) voltage series 2) Voltage shout 3) Cireant Series 4) Current Shunt The voltage series feedback logunit Es shown in figure 3. It Es also known as series - posellel feedback aguit. Here abour feedback B negative -

$$\begin{array}{c} \begin{array}{c} \hline & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\$$

A negative feedback amplified has an open loop gain
of 400 and a food tack factor of 0.01. If Gio open
loop gain dranges by 20% due to temperature, find
the percentage change in closed loop gain.
$$given Data: -$$

 $A = 400$ is $\beta = 0.1$
 $Closed loop gain.$
 $Af = \frac{A}{1+\beta A} = \frac{400}{1+(400001)}$
 $= 9075.$
Usen $A = 320$, i.e.
 $cpenloop gain Valied by.$
 $20\% = (400-80)=320$
 $AF = \frac{320}{1+(0.1*320)} = 9.7.$
 $A = (400+80) = 480.$
 $A = (400+80) = (400+80)$
 $A = (400+80) = (400+80)$
 $A = (400+80) = (400+80)$
 $A = (400+80)$
 A

(a) The overall gain of a multistage anplifue
$$76.140$$
.
when negative voltage feedback is applied to the gain
Ex reduced to 17.5 . Find the fraction of the output
that is feedback to the Supert.
 $find the feedback for the fraction of the output
 $The field feedback for the fraction of the output
 $The field feedback for the feedback is given by
voltage gain with negative feedback is given by
 $A = 140$ s $A = 17.5$
 $feed field feedback for the feedback is given by
 $A = 140$ s $A = 140$
 $A = 140$ s $A = 17.5$
 $feed field feedback for the feedback is given by
 $A = 140$ s $A = 140$
 $A = 140$
 $A = 140$ s $A = 17.5$
 $A = 140$
 $A = 140$ s $A = 17.5$
 $A = 140$
 $A = 140$ s $A = 140$
 $A = 140$
 $A = 140$ s $A = 140$
 $A = 140$
 $A = 140$ s $A = 140$
 $A = 100$
 $A = 100$$$$$$

(1) when negative Voltyle feedback is applied to an amplifie
B gain 100, the overall gain falls to 50.
(2) Gludets the fraction of the oright voltage fedback
(3) If onis fraction is maintained , Gludets the
Value of the amplified gain sequence of the overall
stage gain
$$P_{B}$$
 to be 75.
(3) Given data:
Generative gain without feedback = 100
(4) gain with out feedback = 50.
gain with readback = 50.
(4) B better fraction of the entry it voltage fedback.
 $A_{F} = \frac{A}{(+PA)}$
 $50 = \frac{100}{1+B \times 100} \Rightarrow 50 + 50 \text{ effedback}.$
 $B = \frac{100-50}{5000} = 0.04.$
(4) $B = \frac{100-50}{5000} = 0.04.$
 $B = \frac{100-50}{5000} = 0.04.$
 $B = \frac{100-50}{1+0.01} = 1.00$
 $A_{F} = \frac{A}{1+0.01} = \frac{1}{1+0.01} = \frac{1}{1+0.01} = \frac{1}{1+0.01} = \frac{1}{1-0.01} = \frac{1}{1-0.01}$

(5). The Voltage gain of an anglified without freedomk
is 3000. Calculate the Voltage gain of the anglifies
if negative Voltage Redouk is introduced in the
cifanit. given that feedback is introduced in the
given dile.

$$A = 3000$$
. $R = 0.01$
:. Voltage gain with negative feedback is
 $A = \frac{A}{1+RA} = \frac{3000}{1+30000001} = \frac{3000}{31} = 97$.
Impediate of Negative feedback amplifies
Let Ze be the Cupit impedance without feedback.
Zef be the impediance with feedback.
 Zef be the Cupit impedance with an feedback.
 Zef be the impediance with feedback.
 $Voltage gain with the Voltage feedback.$
 $Voltage feedback is R_{L}
 $Voltage gain with feedback $A = V_{0}$
 $Voltage gain with feedback A = V_{0}$
 $Voltage fain with feedback A = V_{0}$$$$$$$$$$

On Vollage series feedback cynit 5 5he tuput
current
$$l_i = V_i$$
, where $V_i = \text{Euput Vollage.}$
But $= V_i = V_{in} - V_j$ where $V_j = \text{feedback Vollage}$
 $l_i^* = \frac{V_{in} - V_f}{Z_i^*} = \frac{V_{in}^2 - P_{in}^2}{Z_i^*}$
But $V_0 = AV_i^*$ when $A - \text{open loop Vollage gals.}$
 $l_i^* = V_{in}^* - PAV_i^*$
 $V_{in} = l_i^* Z_i^* + APV_i^*$
 $V_{in} = V_i^* + APV_i^*$
 $V_{in} = V_i^* + APV_i^*$
 $V_{in} = 2i Z_i^* (1 + AP).$
 $V_{in}^* = Z_{ij}^* = Z_i^* (1 + AP).$
 $J_{in}^* = \frac{Z_{ij}}{Z_i^*} = Z_i^* (1 + AP).$
Hence the luput impedance with feedback is
 $(1 + AP_i)$ times the explicit of negative feedback
 $V_i = V_i + impedance of a series-Voltage in Artos (1+AP).$

Output impedance of Negative feedback amplifies.
Let Zo output Empedance with feedback.
So Tog >> be the output Empedance with feedback.
So Tog >> be the output Empedance with feedback.
Lat the source signal voltage Vie be set equal to
Lat the source signal voltage Vie be set equal to
Lat the source signal voltage Vie be set equal to
Lat the second ing cuosed to the output
post. Let the second ing cuosed to the output
be i.
we have 'AVI + i Zo = V
So gauged.
Vie = Vie - Vf. where Vj = feedback voltage
Vie = Vie - Vf. where Vj = feedback voltage
vien Vien =0.

$$Vi = -Vf. - O$$

Subseq U in (2)
 $V = -VgA + iZo.$
 $OS.$ $V = iZo - A (BV).$
 $E,e.$ $V + ABV = EZo.$
 $OT = \frac{Zo}{(1 + AB)} = iZo$
 $OT = \frac{Zo}{(1 + AB)}$
But $V = -Zog = me output Empedance with feedback
 $Zoj = \frac{Zo}{(+AB)}$
Hence Due to negative feedback 5 the output
Empedance gets ordered by the fautor (1+AB).$

Voltage Scries feedback amplifier has input Empedance with feedback g. Encreases Zif = Zi(I+BA),Output Empedance wêter feedback, · decreases. $Z_{of} = Z_{o}$ (1+ BA) We know that closed loop gain. [gain wer feedback] $A_F = \frac{A}{1+BA}$ Juan closed loop gain. If BA>> 1 $A_F = \frac{A}{R} = \frac{1}{R}$ Thes means that feedback gain Endependent of amplifier gain. Thus all the distostions do not This also happens to a noise signed swhich yets appear in Ag . attenneted by feedback. Any valiations & negutade of A does not appear En Af, which means Apras high gain stability. Gain and BandesEdter of feedback amplefies for negative feed back reduces the amplifies gain. guerefore, as per the principle the amplifier Preseases Ets boundwidth . In RC-Coupled amplifier 9 the gain reduces at low frequeny and high frequency ends. So BAO Es no larges much mose than whity.

when the hegative feedback is applied, the amplified gain
is reduced. Since the gala Bandwidth product has to
reach the same in both the also, it is obvious that the
Bandwidth much Encode to Compare to for the decode frace
gath.
On negative amplifieds the lower & upper 3db frequencies
of an amplified become.
If
$$f = \frac{f_1}{(1 + \beta A)}$$
 is far = $fa(1 + \beta A)$.
If $f \to has decreased and far $f \to has Encoded a tree
by giving a wide Repetation or bandwidth.
A BW = Ag BWG.
On negative feedback amplifier a gain is bedueed is Band
width is increased.
The overall gain with negative feedback is
 $AF = \frac{A}{(1 + \beta A)}$
 $dAf = \frac{1}{(1 + \beta A)}$ is def
 $dAf = \frac{1}{(1 + \beta A)}$ is def
 $dAf = \frac{1}{(1 + \beta A)}$ is def
 $dAf = \frac{1}{\beta A}$ is part to be velative change
 (dAf) . The overall gain with negative feedback is
 $AF = \frac{A}{A}$.
Differentiation of the above equation leads to
 $\frac{dAf}{Af} = \frac{1}{\beta A}$ is part is relative change
 (dAf) . The observe the set of the set of$$

nan mangada sa sa sa mangantan manga

An amplified has a high frequent segrande described as

$$A = \frac{A_0}{1+(jw)\omega_2}$$
where $A_0 = (000 \text{ s} w_2 = 10^4 \text{ mod}/\text{s})$
Find the feedback (negative) fautor β , which will ranke
(the upper Corner frequency (w_2) to 10⁵ rad/s whet is the
Corresponding overall gain of the amplified? Find the
gain -Bandwidth, broduit B_1 each case.
For graphiller, we divide Ao by (1+ βA_0) since multiply frequent
Solut: w_2 by (1+ βA_0).
 $A_3 = \frac{A_0/(1+\beta A_0)}{1+\beta(w)} = \frac{A_0(ew)}{1+\beta(w)}$
where $A(wew) = \frac{N_0}{1+\beta A_0}$
Substituting Values, $10^5 = 10^4 (1+\beta \times 1000)$
 $\beta = 0.009$
 $A_{100} = \frac{A_0}{1+\beta A_0} = 100$
($\psi_2(wew) A(wew) = 10^5 \times 100 = (0^7)$
 $w_2(wew) A(wew) = 10^5 \times 100 = (0^7)$
Here Gain-bendwidt pleadult is maintained (onstack.

11. A

(1)O Sallators. Introduction: - The process of Traising the strength of a weak signed without any change in its shape is known as faithful amplification. The dc signal applied to the amplifier is amplified in accordance with the Enstantaneous value of Expertac But on abuillator & an energy Converter. It receives de enersy and changes it into ac enersy of desired The Begnemy of oscillations dependants of the device. The composite effective cignit associated with an active device when used to produce an attend. -my current is called an oscillator aquiet. Oscillators can be both sincesoidal and non-sincesoidal. Non-Simboidal Oscillators are also called Relaxation OScellators which are rich in harmonics. classification of oscilletos Based on the nature of output waveform. 6 Non-sinusoidal Relaxation oscillatores. Besed on the wether feed back is used or not (b) Non-feedback type Eq. UST Relaxation type oscillator. Based on the songe of operating beginning. @Low frequency of Andio frequent (20Hz to 200 KHz) (D) telger Begronny og Radio Begrennt (200KHz to few Bigettz) Q. UHF OSCELLATORS. (d). Microwave oscillators.

According to the circuit employed. (a) LC OScillators BRC Oscillators. Barkhausen Coëteseon. Let us take a basic amplifier having on open-loop gain. A. The feedback network has feedback failer BES less than unity. Here the amplifier is Enverting, it produces a phase nese une umprovid - Euph land output as shown & 180° phale shift fique O Amplifiez A Vo= A Ve. Fig O. Investing amplifier. But the feedback must be positive, E.e., the vottage derived from the output using feedback hetwork must be in phase with Vi . Thus the feedback network must Entroduce a place glift of 180° while feeding back tre vottage from output to input as shown in figure 2 180° phase shift Basic Enverting V_{o} amplifier (feedback Vy=BVOL network B 180° phase shift Block diagram of Oscillator Circuit. Hg (2) .

The two Conditions discussed above , necessary for the against to function as an oscillator are falled The Barkhallsen Créterion for oscillitzon. The Baskhausen Conterion states that of 1. The total phase shift around a loop 3 as the signal proceeds from the Enput through the amplifier, feedback network, back to the Enpit again, Completing a loop is precisely 0° or 360°. 2. The magnitude of the product of the open-loop gain of the amplifies (A) and the magnitude of the feedback factor p is unity i.e. |ABI = 1. In reality, no Enput segnal Esneeded to start the Oscillations. In practice, AB & made greater than 1 to start the oscillations and then the adjusts to start the oscillations and then the adjusts Et set to get AB = 1, timely leading to set - sustained Effect of the magnitude of the product AB on the nature Oscillation so of the oscillations. when the total phase shift around a loop is o () | AB | >1. og 360° and IABIZI, then the output oscillates but the oscillations are of the geowing type. The amplitude of one oscillations reeps on incoasing as shown in figure. AAAA Time output A Growing type oscillations.

3) So that to start the Oscillations with out input [3] ABIES Kept higher than unity and the Charmert-adjusts Etset to get |AB| = 1. to result in adjusts Etset to get |AB| = 1. to result in Sustained Oscillations.

problems ...

 $(2) | A \cdot B | = 1$ As stated by Barkhausen Exitation, when the total phase around a loop & o'or 360° ensuring positive feedback and (AB) = 1, then the Oscillations are with Constant flequency and amplitude Colled Sustained OS allotions, Such Os allotions are shown En figure below. AAAA-+ Figure. Sustained O Swillstions. 3 | ABI < 1. When the total phase shift around a loop is o' or 360° but | ABI<1, then the Oscillations are of the decaying hype, i.e., the amplitude of such excellations decreases exponentially fill they finally die out. In Such Cases the circuit works ag an amplifier Without Oscillations. The decaying oscellations are shown & figure. 1 Output. Exponentially decaying oscillations.

OSCILLATORS.

Rc phase shift oscillator

Figure (2) shows the Rc prose shift oscillator, Here the puale shift is achieved by Rc-network. Because of loading effects three Rc-stages are needed. It is used to produce sustained well shaped sine wave oscillations.

Applm: - Local oscillator for synchronong receivers. musical instruments.

The main part of an RC phase shift Oscillator is an op-amp investing amplifier with its output fed back into its input using a regenerative feedback RC Filter network. Its input using a regenerative feedback RC Filter network. The RC phase shifting filter network is shown in figure (2).

RRRRRR

Fig. Q. phase shift Oscillatog.

z

The feed back respired 2 required to maintagenstrained
oscillation is

$$R_{g} = 29 \circ R$$
isturn $R_1 = R_2 = R_2 = R$
we know dot goin & opponp $C_1 = C_2 = C_2 = R$.
We know dot goin & opponp is used

$$R_1 = -\frac{R_2}{R}$$

$$A = -\frac{R_2}{R}$$

$$A = -\frac{29R}{R}$$

$$R_1 = -29$$

$$AF = \left(-\frac{1}{2}n\right) \left(-\frac{R_2}{R}\right)$$

$$AF = -\frac{R_2}{2}R$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_2 = 28R}{R}$$

$$\frac{R_1 = 29R}{R}$$

$$\frac{R_1 = 28R}{R}$$

$$\frac{R_1 = 28R}$$

working of RC peaks shift Oscillator.
A RC phase-shift oscillatiz carcuit produces a sine
wave putput. It consists of op-amp as amplifier.
element. Juis Enverting amplifier Earlput & fed back
to its input a prover shifts one peaks relations.
of Granitor and resistor in a ladder relation.
The feedback network shifts one peaks goine amplifier
applit: and conscillator.
ED. A Gree Section ladder type phase shift oscillator
Containing a 100 KD resistor and 0.0005 HF

$$f = \frac{1}{2 K R (F6)}$$

 $f = \frac{1}{2 K R (F6)}$
 $F = 100 KD HZ$
 $F = 100 KD HZ$

For the feedback op-amp cipant of figure determine tre condition for oscillation and the oscillation fleque RI M VI MR VIC At node 2, $\int wc(\overline{v_{a}}-\overline{v_{0}})+\overline{v_{a}}+\overline{v_{a}}-\overline{v_{1}}=0$. $\rightarrow 1$ At node 1, $\frac{\overline{V_1} - \overline{V_2}}{2} + j \omega \overline{CV_1} = 0.$ $\left(V_{1}-V_{2}\right)+j\omega Rc V_{1}=0$

 $V_{i} + j^{2} \omega Rc / i = V_{2}$ $V_{\lambda} = (1 + j^{2} \omega Rc) V_{i} \longrightarrow \mathcal{D}$

$$\begin{split} & \mathcal{R} \text{whetight eqn} \textcircled{(2)} \quad & \mathcal{R} \textcircled{(1)} \\ & = \mathcal{N} \quad \int \mathcal{W} \subset \left[\left(\left(+ \int \mathcal{W} \mathcal{R} C \right) \mathcal{V}_{1} - \overline{\mathcal{V}}_{0} \right) \right] + \left(\frac{1 + \int \mathcal{W} \mathcal{R} C \right) \mathcal{V}_{1} + \left[\left(\frac{1 + j \mathcal{W} \mathcal{R} C}{R} \right) \mathcal{H} \mathcal{V}_{1} - \mathcal{V}_{1} \right]_{1} \\ & = \mathcal{N} \quad & \mathcal{N} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \quad & \mathcal{R} \\ & \mathcal{R} \quad & \mathcal$$

For B to be seal sole
$$\int -160m$$
 should be zero.
Juis Leppen when
 $w = \frac{1}{RC} = \frac{1}{2\pi RC}$
Jun $B = \frac{1}{3}$ positive feedback
Forward gain $A = \frac{V_0}{V_1} = 1 + \frac{R_2}{R_1}$
For oscillations to occur.
 $A_B = \frac{1}{3}\left(\frac{1+R_2}{R_1}\right) > 1$
 $\left(\frac{R_2}{R_1} - 2\right)$
 $\left(\frac{R_2}{R_2} - 2\right)$
 $\left(\frac{R_2}{R_1} - 2\right)$
 $\left(\frac{R_2}{R_2} - 2\right)$

(any Wien Bridge Oscillator It is an audio frequency sine wave oscillator of high slability and simplicity. It is a two stage RC amplifier circuit connected in Wheat stone's bridge with an amplifier stage. wein Bridge oscillator uses non-investing amplifies & thence does not provide any phase shift and no need of phase shift through the feedback network vein bridge Osuillable & shown & figure. It Consists of op-amp and RC bridge ciemits with the Oscillator flequency set by the Rond C Composites. Two RC Combination whing R1.R2, C1 and C2 and R3 and R4 form the Bridge. The op-amp output is connected as one bridge Enpit at points a and C. The bridge against output at points bound of provide negative and positive Piputs to the op-amp. Negative feedback VI + Rz o output Semisoidal signal Vo. Je positive frequency sensitive feedbacks Figue: wein Bridge oscillator using an op-amp anglege The two RC network is responsible for determining the flequency of Oscillation.

The two RC network arms is Searies Rici and parallel R2C2 are Called the flequery sensitive arms. To understand the gain of the feed back network let's reasonge the U cliquet. Jues Configuration & also called $\frac{1}{2}$ R z_{1} lead log network because it acts like a lead at very low treepromy and log netrosk at Z2 TC2 FR2 Vf very high frequenceies. To coloulate the gain of the notwork Consider a sieves RC as Z1 and parallel RC as Z20 \sum_{i} wheel $Z_1 = \mathcal{R}_1 + \frac{1}{\widehat{j}\mathcal{W}C_1}$ $Z_2 = \mathcal{R}_2 \iint \frac{1}{\widehat{j}\mathcal{W}\mathcal{K}_2}$ $= \frac{j \omega R_{c1} + 1}{j \omega C_{1}} = \frac{R_{2}}{1 + j \omega R_{2}}$ 22 1+j~R262. The simplified circuit is shown aside which is a voltage divide fig. Equivalent ciemit. cérmit home $\beta = \frac{V_{f}}{V_{e}} = \frac{Z_{2}}{Z_{1} + Z_{2}}$ This is feedback goin at non-investing torminal. = R₂ $\left(1+j\omega R_2 C_2\right)$ $\frac{K_2}{(1+j\omega R_2C_2)} + \frac{(1+j\omega R_1C_1)}{j\omega R_1}$

$$\begin{aligned} &= \frac{R_{2}}{(j \cup C_{2}R_{2} + 1)} \\ &= \frac{1}{(j \cup C_{2}R_{2} + 1)} \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ &= \frac{1}{(j \cup C_{1}R_{1}C_{2}R_{2})} \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ &= \frac{1}{(j \cup C_{1}R_{2})} \\ \\ &= \frac{1}{(j \cup C_{1}R_{1}C_{2}R_{2})} \\ \\ &= \frac{1}{(j \cup C_{1}R_{2}C_{1}C_{2} = A)} \\ \\ &= \frac{1}{(j \cup C_{1}R_{1}R_{2}C_{1}C_{2} = A)} \\ \\ &= \frac{1}{(j \cup C_{1}R_{1}R_{2}C_{$$

Hence the frequency of the oscilluto 2 shows that
The components i.e.
$$R_1, R_2, C_1 > C_2$$
 of the frequency
Subsitive arms one the deviding factors for the
frequency det: $R_1: R_2 = C$, $C_1 = C_2 = C$.
 $f = \frac{1}{2\pi\sqrt{RC^2}} = \frac{-1}{2\pi RC}$
The gain of the feedback notwork becomes.
 $B = \frac{V_2}{V_c} = \frac{W^2 C R (2 R_c^2) + \frac{1}{3}WRC (1-W^2 R^2 c^2)}{(1-W^2 R^2 c^2)^2 + W^2 (3RC)^2}$
for believe $W = \frac{1}{Rc}$
 $= \frac{3}{2}(RC)^2 + \frac{1}{3}\frac{1}{RC} \times \frac{RC}{(1-R^2 R^2 c^2)}$
 $R^2 c^2$
 $R^2 c^2$

Forward gainatinverting terminel $A = -\frac{V_0}{V_2} = -\left[1 + \frac{R_3}{R_4}\right]$ For oscillations, Barkhausen (siterion AB > 1 $\beta = \frac{1}{3}$ $\left(1+\frac{R_3}{R_4}\right)\left(\frac{1}{3}\right) \ge 1$ R3. ≥ 3-1. ≦ 22 Ru $R_3 = 2R_4$ Thus the gratio of R3 & Ry should be gleated than or equal to 2 to provide Sufficient loop gain to2 the against to oscillate at the frequency colculated as $f = \frac{1}{2\pi RC}$ problems. Calculate the resonant frequeny of the wein bridge Oscillator. A figure. RI OODIUF I P+Vcc

$$K_{1} = \frac{1}{2\pi Rc} = \frac{1}{24\pi K} = \frac{1}{260.94}$$

$$K_{1} = \frac{1}{260.94}$$

$$K_{2} = \frac{1}{260.94}$$

(2) Design the RC elements of a wien boidge Oscillator as in figure tor operation at f = 10 KHz. $Rc = \frac{1}{2\pi f} = \frac{1}{2 \times 10 \times 10^3}$ Choose $R = 150 \text{ KR} \qquad C = \frac{1}{6 \cdot 28 \times (10 \times 10^3 \times 150 \times 10^3)}$ $C = 2.38 \circ 5 \text{ F}$ We can use $R_2 = 300 \text{ KR} \quad 8.5 \text{ Ru} = 100 \text{ KR}$ to provide a gratic $R_3 |_{R_{\rm H}}$; greater than 2 for oscillation to take place. CLOCK and Timing CErmits.

Heart of a computer is the clock which produces clock Introduction: pulses with the precise cycle time. The clock pulses advance The Various circuits of the computer one step at a time. The clock pulses are normally Reitangular; positive pulses followed by negative pulses as shown in tria M. tig O The Duty cycle could be other than 50% but the yeld time must be précèse. All logic éléments must complete Greis transition in one cycle. The clock pulses Cambe generated by IC-555 times or by a Coyster Oscillator. It is an integrated Circuit used in a valiety of times, puble generation and Oscillator applications. IC-555 Timer :-It is a trighty stable device for generation of accurate time delays and oscillations. The entire cirmit is available in an 8-pin package as shown in fig 2). details are shown in fig 3. () It Consists of two op-amp comparator set at 2/3 Vic and 1/3 Vice respectively 1) A three resistor ciquit, to obtain voltage 2/3 vice and 1/3 vice to set . The comparator.

pen 1: Ground It Connects me IC 555 times to the negative (or) Supply. The negative input to comparator 2. A negative pinz: - Trègger. pulse on this pin sets the internel Flip-Flop when the Voltage drops below 1/3 VCC Causing the output to switch from a Low to a HIGH state. pin 3: - Ontput. It can drive any Transistor Transistor logic [TTL] Circuit and is Grable of Sourcing or Sinking up to 200mA of current at an output votinge equal to approximately Vcc=105V SO Small Spearkers, LED'S ON motor Can be directly connected to the only nt. pin 4: reset. It is used to reset the internal Flipplop Controlling The state of the output pins. pins: - Control Voltage. It controls the timing of the 555 by overoriding 2/3vce Level of the voltage dirides network. We can vary RC Timing by applying voltage to chisping when not used "Connected to ground through IONF Capacitor to_eliminate one noise. pin 6: - Threshold. The positive Enpit to Comparetog 1. This per Es used to reset the Flip Flop when the Voltage applied to it exceeds 2/3 Vcc Cansing the output to switch Brom 'High' to 'Low'state . It connats desertly to RC Timing Cientits.

pin 7: - Discharge: -It is directly connected to the Collector of an Enterned NPN toasiston which is used to discharge' the timing Capaciton to ground when the output at ply 3 switches. Low. pEn 8: Supply + Vce This is the power Supply pin & for general propose TTL 555 timer's l's between 4.5V & 15V. The three SKR resistors Conneted together Enteredly producing a voltage divider hetwork between the Supply voltage at pin 8 and ground at pin 1. Astable operation: -A common applection of the 555 times is as astable Fig 4. Shows a stable around built using two extremal Resistors and a capacitors, which sets are timing Resistors and a capacitors, which sets are timing Enternal: of the output. Astable multivibrator is also called free omning or Astable multivibrator is also called free omning or Scif toiggeoing mode. It does not have any stable State, it torgestes of two gross stable state (High & Low) No externel toiggeoing Esnsed here , Et automoticity interchange its two states on a particular interval; henergenerates a reitongular waveform.


Astable mode works as a oscillator enemit, in which output oscillate at a posticular frequency & generate pulses & gestangulas waveform. +Vce 7 R2T 6 5 С 节 0001 UF 1 Fig Q. Astable operation of ICSSS times. The capamitor begins to charge from the dc source Vac When the voltage of the threshold ping tends to Energese beyond 2/3 VCC 3 The Compositor 1 Saturates & Ets output toiggers the Flipplop and so the output at pin 3 goes loo. At the same they the transistor becomes ON Cansing the output at pin 7 to discharge the capacitoe through R2 at time constant C2 = R2C. As the aparitor voltage which is the toigger Enpit at pin 2 falls below (1/3) Vccs the Comparent 2 output Couses the flip-flop to result , the output of pin 3 becomes negr & the transistor goes OFF. The Capacitog how begins to charge Through RIS R2 at time constant Z1 = (R1+R2) C. The process then repeats Continuedy.

 $\ln 2 - t_2/z_2 \ln e = 0$ $\ln 2 - t/e_2 \ln e = 0$ $\ln e = 1$. loge=1. t2/2 = 142 te=rgln2

Module 5. Dégital Electronic Fundamentals: Difference between analog & digital signals Number System - Binany Hexademinel Conversion - Decimal to Binamy Hexadecimet to decime and vice - Versa Booleon algebra Basic and universal gates Half and Full adder Multiplexer, Decoder SR& JK FLipFlops. Shift Register, 3 - bit Ripple Counter (refer 10.1-10.7 of Text 1)

Basic Communication system principle of operations of mobile phone Crefer 18.2 and 18.18 of Text 1).

RBT Lovels: L1 & 22



Difference between Analog signals & Digital signals Analog signal : An analog signal is a continuous signal they have infinite number of possible values. Example sine wave. voice signal, vedio signal. Digital Signal : - These are the discrite & Non Confirmons signal has finite number of possible values. Example Computer Date. Date storage on memory. It has two possible values binary 'L'and'o'. Analog signal. Digital signal. A digital signal Es a Signal 1. An Analog signal Esa lignal that can have one of an infinite that can have one of finite set of possible values at any time. number of possible values. 2. Analog signal is a continuous Digital signals are non- continung signal which represents purpoial 8 Discoete in nature. measurements. Denoted by Square wave. 3. Denoted by Sine wave. $x(t) \neq A Sin(2\pi ft \neq \phi).$ $\chi(m)$ 1 | 0 | 0 | 0. 1 | 0 | 0 | 0. 1 | 0 | 1 | 0 | 0. η \$t K-1-> values to represent information. 4 uses Continuous range of volmes to represent Information Aigital signals are less Emmune to Noise or distortion during teamsnuission. 5. Avoilog signals are more affected by Noëse or distortion during frangmission They are best knited too 6 They are best knited for toansmission of andio syvedio. transmission of computer Data.

Introduction to Number system. Number system is the Basis for Counting Various items. The representation of Nameon's En a specific way is called Number system. We already know the familiar decimal number System with its 10 digits . 0, 1, 2, 3, 4, 5, 6, 7, 8, 9. Modeon computers communiste and operate with binary numbers which use only the digits 0 & 1. The representation of Decinal number, in binary format takes more digits. For large decimal numbers, the binary string is large and in They do not like working with binary numbers. This facts gives rise to three new number System namely. Octal, Hexaderimal and Binary coded derimal. Different Number systems The different Number systems are . Decimal System · Hexaderimal Number System · Binaxy runbes system · Octal Number System. Decimal Number can be expressed Enterns of units, tens, hundreds. Decima Number System. thousands & so on. Decimal Number 5678.9 Can be availten 5000+600+70+8+0.9 = 5678.9 The base of the Decimal Number registern ? \$ 10, d, or D. It written as a subscript. The position of a digit with reference to the decimal point determines its value weight. In above Example the left most digit, which has greatest weight is called most liquificant digit (MSD). The right most digit, has deast weight is Called least Sifilant Bight (LSD). 5678.9 (\cdot) . Inponero 10 5×10 6×10 7×10 8×10 .9×10.

1 3.
Any number En tils derind system is represented by using the symbols.
0,1,2,3,4,5,6,7,8,9.
Anotree Sq: (5689.723)10 Number 5689.723)10 Number 5689.723 2 Pgülion. Digits Digit Digit · Digit Acget Degit Pgülion. Digits Digit Digit · Digit Acget Degit Weigenberge 10 ³ 10 ² 10 ¹ 10 ⁶ 10 ¹ 10 ² 10 ³ MSD. MSD.
Explain Binney number System.
Binary system with fly two digits is a burn of The binary digits (bits) are off. Each syntal that appear & the number is called a Bit. Each bit has a weightage which depends on the position of the bit in the number. The right most bit is Galled least significant bit. weightye is 2°. The weightage of 5it one left hand side to the left Least Rightfromt bit is 21. Thus as we move to the left Least Rightfrom bit is 21. Thus as we move to the left MB LSB Sg. Number 1 0 1 1 $Weightage.$ 2^3 2^2 2^1 2^0 $Weightage.$ 2^3 2^2 2^1 2^0 $Weightage.$ 2^3 2^2 2^1 2^0
For Kartion. Number 1 1 0 0 • 1 1 position bit 3 bit 2 bit bit 0 • bit - bi

octal Number system ;-Any nubers in this number system is represented by using the gymbols. M 0,1,2,3,4,5,6,7. Consider Example of representing 2356 in octal representation. . Each symbol in the number is called as Digit. · Even digit has a weigutage which depends on the position ob the digit in the number. . The light most digit Es colled Least Signizicant digit. The weightage of this digit & 8°. The wagutage of the digit on the lefthand side of Thus ag we more to the left the englishinge of the deget Encrease by the multiple 06 8. 4 3 2 position Digita Eg. Digit 3 Digit 2 Digito 80 82 81 83 weightage The value of diget 2 23. $=3 \times 8^2 = 3 \times 64 = 192.$ 3 4 3 2 1 -2 -3 Digit-1 Digita D-1 D-D D position. 8-3 80 8-1 82 81 weightese The value of DEget 1 Es = 2×8'=16. Degit 2 28 1×82=64. $= 1 \times 8^{2} + 2 \times 8^{1} + 3 \times 8^{0} + 4 \times 8^{1} + 3 \times 8^{-2} + 1 \times 8^{-3} = (-83 \cdot 548)_{10}$

	(A)
	Hexaderenal Number Sugeten
-	In lained which as mutin has a base of 16 having
-	16 chalasters. 0, 1, 2, 3, 4, 5, 6, 1, si 111-1-
	FOR Example. 32A.1B can be represented in power of
	16 as shown below.
•	$\frac{3}{9} + \frac{1}{10} + \frac{1}{10} + \frac{1}{100} + \frac{1}{100$
	- 2× 256 + 2×16 + 10 mm
	$= (960059688)_{10.} = (960.(05965.)_{10.})_{10.}$
	Each symbol that appears in the number is on the position of Each digit has a weightage on the depends on the position of
	Each digit has a too
0	Number 2 3 5 Position Digits Digits Digits Waigntege 16 ³ 16 ² 16 ¹ Waigntege 16 ³ 16 ² 16 ¹
	The volme of digit 2 B. = 2×16 ² = 3×256
	= 768.
	$N = 2 \times 10^3 + 3 \times 10^2 + 5 \times 10^1 + 6 \times 10^0 -$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

	đ.							
Í	Relationship	, herman deriv	nal binney	, Dutal	& the	radein	and no.	T.
	Dering	Binany	octal	Here	decimal		-	
	0	0000	0	0			-	
	1	0001	1	L.				
	2	0010	2	2				
	3	0011	3	3				
	4	0010	4	ч				
	5	0 101	5	2				
	6	0110	a	S				
	7	0111	7	7				
	8	1000	10	8				
	9	(00)	11	9				
	10	tet o ·	12	A			0	1
	13	1011	13	B				
	12	1100	19	C				
	13	1101	15	Þ				
	14	lilo	16	E				
	15	1113	(7	F.				
	it at de	you mean by	bets. byt	es, nº bale	1, wago	1 pourb	leword	4.
	waye	0		1			1	
;if3	b31 b30 b29 b28	527 bre 5x bru	the second se				-	32.6A
	Nibble7	N?bble.6	Nibules	Nëbble 4	Nibbles	Niblez	Nibuc 1	NIN
1		Byte 3	By	ite 2	Byte	1	Byte	0
			1 brow \$		() W	0 6 80		I
1			A Do	He word	1-			
ļ	A combes	cam be rep	resated by	the e	matio	ma		
		noustion						
	generm	= dn+xn+ du	* 8 ⁿ⁻¹ +	+ 0	- × 2 +	- d1 * 9	1+d0 *	1 2
	N	= dn + 2" + 0"		a. u.beg	-			
	$N \rightarrow V$	alme of the	entire	The sert	P	5.0	decim	al
	du -> E	alme of the 's the value	of the r	augue	TOIM	unc		
	0 ->	Es the have	Or pase	1				
	Nu	mber ob digi	tal(n+1)	; (0,1,2	n)			
4-00								

Convertingsion between Decimal, Octal, Hexadering and Binary Numbers; general :- Conversion from any number system to Derind. step 1 : I dentify the weightage of each digit in the Step2: multiply cach digit by the wingutage of the step3: add all the products. dfgit. Binary to Decimal Conversion. 1) convert the given binoeynmber 11010 into decimal. Bitz Bit 2 position. Bit4. 0 1 given Number : 1 0 1 20 22 21 23 weightage : 24 $= 1 \times 2^{4} + 1 \times 2^{3} + 0 \times 2^{2} + 1 \times 2^{1} + 0 \times 2^{0}$ = 16+8+0+2+0 =26 $(11010)_2 = (26)_{10}$ Q. (1101101)2 to decimal. Bits Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 position : 0 I 1 0 2 2 2 2 1 given No. ? 1 25 24 23 weigntage: 26 $= 1 \times 2^{6} + 1 \times 2^{5} + 0 \times 2^{4} + 1 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{1} + 1 \times 2^{0}$ = 64+32+0+8+4+0+1 = (109)10

Converting Bénary Number 2011.110 to Decimal.
position Bits Bitg Bits Bits Bit 2 Bit -2 Bit -3
Binary No. 1 0 1 1 1 1 0
Weightage
$$2^3 2^2 2' 2^{\circ} 2^{\circ} 2^{-1} 2^{-2} 2^{-3}$$

= $(1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^{\circ}) + (1 \times 2^1 + 1 \times 2^2 + 0 \times 2^3)$.
= $(8 + 0 + 2 + 1) + (0.5 + 0.25 + 0)$
= $(11.75)_{10}$
Convert given octal Number 212 Bato desimal.
position = Digits Digit Digito
given No. = 2 1 2
weightmee g^2 g^1 g°
N = 2xg² + 1 × g¹ + 2 × g⁰.
= $12.8 + 10 = (23.8)_{10}$.
Convert $(235.67)_g = (?)_{10}$
position Digit 2 Digit 1 Digito · Digit -1 Bigit -2
Number 2 3 5 · 6 7
(usightmee g^2 g^1 g° g° g° g° g°
= $2 \times 6^4 + 2 + 5 + 0.75 + 0.109275$
= $(157.8594)_{10}$

Convert given Hexadecimal No. to Decimal. (i) $(2.85.A9)_{16} = (2)_{10}$ position Digit2 Digit1 Digit0 · Digit-1 Digit-2 No: 2 8 5 · A 9 Weightage $16^2 \ 16^1 \ 16^2 \cdot 16^1 \ 16^2$ $= 2\times 16^2 + 8\times 16^1 + 5\times 16^3 + (10\times 16^1) + (9\times 16^2)$. = 512 + 128 + 5 + 0.625 + 0.03516 $= (645.66016.)_{10}$ (Ci). (235)_{16} = (?)_{10}. Position Digit2 Digit1 Digit0.
Position Digit2 Digit1 Digit0 · Digit-1 Digit-2 NO: 2 8 5 · A 9 Weightage $16^2 16^1 16^\circ .16^1 16^2$ $= 2 \times 16^2 + 8 \times 16^1 + 5 \times 16^\circ + (10 \times 16^1) + (9 \times 16^2)$. = 512 + 128 + 5 + 0.625 + 0.03516 $= (6 + 5 \cdot 66016)_{10}$ (22). (235)_{16} = (?)_{10}. Position Digit2 Digit1 Digit0.
$N_{0}^{0}: 2 8 5 \cdot A 9$ $Weightage 16^{2} 16^{1} 16^{0} \cdot 16^{1} 16^{2}$ $= 2 \times 16^{2} + 8 \times 16^{1} + 5 \times 16^{0} + (10 \times 16^{1}) + (9 \times 16^{2}).$ $= 512 + 128 + 5 + 0.625 + 0.03516$ $= (6 + 5 \cdot 66016.)_{10}$ $(21). (235)_{16} = (2)_{10}.$ $Position Digits Digits Digits.$
Weightage $16^{2} 16^{1} 16^{\circ} \cdot 16^{1} 16^{2}$ = $2 \times 16^{2} + 8 \times 16^{1} + 5 \times 16^{\circ} + (10 \times 16^{1}) + (9 \times 16^{2})$. = $512 + 128 + 5 + 0.625 + 0.03516$ = $(645 \cdot 66016)_{10}$ (<i>Et</i>). (235)_{16} = (?)_{10}. Dos?then Digits Digits Digits.
$= 2 \times 16^{2} + 8 \times 16^{1} + 5 \times 16^{0} + (10 \times 16^{1}) + (9 \times 16^{2}).$ $= 512 + 128 + 5 + 0.625 + 0.03516$ $= (6 + 5 \cdot 66016.)_{10}$ $= (6 + 5 \cdot 66016.)_{10}.$ $Dog2tion Digit2 Digit $
$= 2 \times 16^{2} + 8 \times 16^{1} + 5 \times 16^{0} + (10 \times 16^{1}) + (9 \times 16^{1}) .$ = 512 + 128 + 5 + 0.625 + 0.03516 $= (645.66016.)_{10}$ (?i). (235)_{16} = (?)_{10}. Dog2tion Digit2 Digit1 Digit0.
= 512 + 128 + 5 + 00025 = $(645 \cdot 66016)_{10}$ (21). $(235)_{16} = (2)_{10}$. Dos?tion Digits Dig
$= (645 \cdot 66016)_{10}$ $= (235)_{16} = (2)_{10}.$ $= (235)_{16} = (2)_{10}.$ $= (235)_{16} = (2)_{10}.$ $= (235)_{16} = (2)_{10}.$
position Digits Digits Digits.
POD-
POD-
Number 2 3
weightage 16 ² 16 ¹⁶
$= 2 \times 16^{2} + 3 \times 16^{1} + 5 \times 16^{0}$
$= 2 \times 16 + 3 \times 10$
$= 2 \times 16$ = 2 × 256 + 3 × 16 + 5 × 1 = 2 × 256
= (565)10.
= (565)10. Case 2: - Conversion of number in decimal Number system. Case 2: - Conversion of number in decimal Number system.
Case 2: - Conversion of
to any other Normber System. to any other Normber System. Integer part conversion [successive division for Integer part] Integer part conversion of given derival value by the base repeated division of given derival value by the base
Tuteges part conversion Land given derinal value by 192 once
to any other Name U Tateger part conversion [successive division for Integer 1 1] Integer part conversion [successive derival value by the base . perform repeated division ob given derival value by the base of number system into which the conversion is required. . perform division, the Remainder is taken as one
· perform rept ob number system into which it ob number system into Remainder is taken as one . After each division, The <u>Remainder</u> is taken as one
 After each division, the induce system. digit / bit in destination number system. For the next devision, take the quotient of the For the next devision, take the quotient of the
The next action le idende
· For The next devision of the devidend. previous division as the devidend. previous division as the devidend. [successive multiplication
Cos Baltonia porti de
perform the definal Number with the base of the number
perform the repeated multiplication of the flathood part of the designal Number with the base of the number part of the designal Number with the base of the number system. Ento which the conversion required,

• after each conversion, the Putoge part is taken as one
digit / bit in the destination number system.
• For the next multiplication, take only previous functional part
• repeat above steps fill fractional part of the previous functional
multiplication becomes 0'. (or until desired value we get.
Destinand to Blondy or

$$(25.625)_{10} = (?)_2$$

Integer
 $2|25$
 $2|12-1$ LSB.
 $2|25$
 $2|12-1$ LSB.
 $1 \leftrightarrow 1.25$
 $3|3-0$
 $2|264$
 $2(132-0)$ LSB.
 $2|264-22[132-0]$ LSB.
 $2|264-22[12-1]$ LSB.
 $2|264-22[$

Convert the Decimal Number 75.62 Ento octal. DAPpronimate the Result to first four places. (75.62)10 = (??8. 8 75. Remainder. 0.62×8. 8/9-3 1LSD 4.96 -> 4. 8 1-1 MSD 0,96×8 0 -1 7.68 -> 7 (113 · BLECRA)8. 4753 8. 0,68 × 8 6 544 -> 5 0.44×8 3.52 -> 3 $(384 - 832)_{10} = (?)_{8}$ 8 384 8 48 -0 0.832×8. 6.636 -> 6 6-0 0.656× 2. 5.248 X -> 5 (600.6517) 0-248×8. 1.984 × 8 -> 1 63 0.984×8-7.872 ->7 Slove (658.825) = (?)8 2. (12.125) = (?)2.

Convert 5386-345 derind isto herederinal Conversion of Integer past by successive division method. 0.345 ×16 16 5386 5.52 - 5. 16 336 - A1 16 21 - 0 0.52 × 16 8:32 ->8 (150A . 5851..) K 0,32×16 5-12-> 5 0.12-16 1.92-> 1 Convert (196.284)10 = (?)16. 0.2.84× 16 16/196 A.544 -> 4 16/12-4 0,544×16 0 - C 8.704 -> 8 (C4)16. 0=704 (C4.48B)16. Conversion from Bemasylyto octal. 204-> 11 Step1: Arronge group of 3 bits stasling from LSB for Enteger past & MSB for flactional part, by adding o's at seei Big out Step 2: White equivalent actal No: for each group of 3-bits. Convert 10101101.0111 to octal equivalent 000 0 Addingto (1010 101 101.011 100) -> Adding Zero's to neke neke a group of 2 bills, 2 001 010 2 011 101 5 101 110 & make a glowp 111 7 ob 3 bits. (2 5 5 . 34)8 01 000 10

Convert given Hexa to binary.
(345. AB) 16 = (2)₂,
out oldo 0001. 1010 1011
(1101000101. 10101011)₂.
Octob to Hexadecimal 3-
1. Convert octal NO. juto binary
2. from binary no. convert to Hexadecimal
Convert (615. 25)₈ to 2th Hexadecimal equivalent.
Styl: (110 001 101. 010 101.)₈
0.001 1000 1101. 0101 0100.
(1 8
$$B = 54$$
)18.
Convert Hexa decimal to actual conversion-
Convert Hexa decimal to actual conversion-
Convert Hexa decimal to actual conversion-
Convert Hexa to binary
Convert (BC66. AF)16 to actual equivalent.
B C 6 6 - A F
Styl: (011 1100 0110 0110 . (01 0111)
Styl: 001 110 001 (00 110 . (01 0111)
Styl: 001 110 001 (00 110 . (01 0111)
Styl: 013 6 1 4 6.536)8.

Binary representation of decinal Numbers from oto 15. is snown before in table. Binary digits in short form we all as bits. These numbers compake only one of the first vehicles. The primary advantage. of using the binary humber system as opposed to The 10 discrete line meeted En Decimal number system is that it minimises the number of lines required to two. Binary numbers are used in digital systems. A logic 1 can be represented by a saturated transistor, a light turned ON, a velag energised or a magnet magnetised in a particular direction. A 'o' can be represented as a cut - off toasistors a light turned off , a de-energised relay, or the magnet magnetised En one opposite dioution. Decimal. Binany. L 15.

Convesting Deinel to Binany								
Derimal to Binary Conversion.								
power of 2								
n	2 ⁴ 1	27						
0	1	1.0						
1	2	0.5						
2	4	0.25						
	8	0.125						
3	16	0.0625						
5	32	0:03125						
6	64	0.015625						
7	12-8	0-0078125						
8	256	0.00390625						
q	512	0.001953125						
10	1024	0,0009765625						
11	2048	0000048828125						
12	4096	0.0009244140625						
13	8192	0:000122070325						
14	16348	0.0000 6103515625						
15	32 768	0.000030517578125						
16	65536	0.0000152587890623						

From Table 64 is longest nused is to out exceeding 65 Divesion meterod. $(69)_{10} = (?)_2$ 69764 64=10000002,69-64=5. 269 From table 4 is largest number 234-1 in Gront exceeding 5 217-0 4=1002 5-4=1 ONE ESTRE 28-1 logest attaces in the table. 24-0 1=12° 1000000 100 1 - 0 $(69)_{10} = (1000 101)_{2}$ $(69)_{10} = (1000101)_{2}$

Benary Addition and Subtraction. Similar to Decimal addition. Binary addition. The semple addition Consists of Four possible elementary operations, namely. 0+0 = 0. 0+1=1 1+0 =1 1+1=102. I In above case The first Three operation produces a Sum whose length is one digiter , but when the Last operation is performed som is two digits. Higher significant Bit 06 ThES result is called Carry.

Lower significant Bit is Called Sum. This operation & Known as thay addition. Full addition:-

Table shows the touter table for Full addition.

				And and a state of the state of
A	B	Cin	Sum	Casey
0	0	0	0	0
0	0	1	1	Ø
0	1	D	1	0
O	t)	0	1
1	0	D	I	0
(D	1	0	1
(1	D	0	1
	1 1	1	1	1

$$\begin{array}{c} & (0) \\ \hline (0) \hline (0) \\ \hline (0) \\ \hline (0) \hline (0) \\ \hline (0) \hline (0) \\ \hline (0) \hline (0)$$

MQ - 0001 1010 0011 0100 Shift MQ. left Subtrait 0110 11010100 Result is negative. 0110 AddD 100110100 0110 1000 Slift MP 0000 1000 Result is positive. 0110 left Sustantp 0000 1001 Final answere. Add 1 to. Quotient Remainder Queficut. If the result is negative then the quotient will be for OR less bits that ER Sufficiently small to be contained in a 4-bit The MQ register is next shifted left one bit & the divesor register. If the regult is positive, 1 is added to the LSB (least subtracted from it. Significant Bit) of the MQ register, where as quotient is a cumulated. II étés: negetive, one divesos és added to MQ& Ge This effectively puts a 'o' in ones bit of quotient. MQ shifted left one bet. The process is continued untill the MQ register has been Shifted left Four bits the number of Lits in the Dregister. The remainded is then in the left half & the MQ register & one quotient in one right half.

Complement of Benary numbers; -

In Digital computer arithmetic process is done not only with positive Numbers; we also do it with -ve(negative). number.

Processor manages the signed numbers, and unsigned Numbers. The i's & 2's complement are useful in this Case.

Nhat is i's Complement? I's complement of addinary number is just on Enversion of individual bit's ie 1 to 0, & 0, to 1.

1's complement of (1010101) 2.28.

$=(0101010)_{2}$

2'S complement The 2's Complement of binoay humber is addition of 1 to the 1's Complement of that binary number. Eg. 2's complement of (1010101) 2. I's Complement 01010100. ADD 1 to LSB. 1 (01010101)2. It also holds to Desimal binary number. Find 2's Complement of 0.1110100. First 1's complement 0.0001011 ADD 1 to LSB. 1 (0.000100)2.

$$\begin{array}{c} \underline{\partial's \ Complement \ 06 \ Floating \ point \ Number} \\ \underline{Fg} (D. (010111.1100) \ Compute 2's \ Complement \\ Step 1's \ Complement \ 101000.0011 \\ ADD.1 \ 1 \ (101000.0100) 2. \\ \underline{fference \ 0f \ TWO \ positive \ Binary \ Number \ (men).} \\ Consider two \ binary \ Numbers \ m & M. Jo & mber \ (men). \\ Consider two \ binary \ Numbers \ m & M. Jo & mber \ (men). \\ Consider two \ binary \ Numbers \ m & M. Jo & & & & & \\ Stifference \ of \ TWO \ positive \ Binary \ Numbers \ (men). \\ Consider two \ binary \ Numbers \ m & M. Jo & & & & \\ Stifference \ of \ TWO \ positive \ Binary \ Numbers \ (men). \\ Consider two \ binary \ Numbers \ m & M. Jo & & & \\ Scomplement \ ob \ To \ M. \ (men). \\ Stifference \ Scomplement \ ob \ To \ M. \ (men). \\ Stifference \ Scomplement \ ob \ To \ M. \ (men). \\ Stifference \ Scomplement \ ob \ The \ Scomplement \ Attach \ a \ negative \ & & \\ Scomplement \ ob \ The \ Scomplement \ Scomplement \ Men \ Men$$

$$\begin{array}{c} (b) & n-m \\ & 2's \ (complement of m. n = 01000101 \\ & m = 11010110. \\ & 00101010 \\ & 1's \ (comp. 00101001 \\ & 1's \ (omple. 0010000. \\ \hline 10010001 \\ \hline 10010001 \\ \hline (n-m) = -10010001. \\ \hline (28)_{10} - (19)_{10} \\ \hline (28)_{10} - (19)_{10} \\ \hline (28)_{10} - (19)_{10} \\ \hline (19)_{10} & 010011 \\ \hline (19)_{10} & 010001 \\ \hline ($$

ſ

Computer Division method. It uses successive subtraction. dévédend és DOIIOIIO. dévésor és OIIO.
The Answer 28. 0000 1001 8 bit Number.
() Add (28)10 and (15/10 Converting Them into binamy (28) - 11100 2/28
$(15)_{10} = 1111 \qquad 214-0 \\ 217-0 \\ 217-0 \\ 217-1 \\ 2$
$\begin{array}{c} carry 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $
$(101011)_{2}$ 43
Subtractionnsing i's complement method. Operation m-n using 1' complement.
1. Take 1's complement of n 2. Result ← m + 1's complement of n.
2. Result in the 3. If Casey is generated, result is +ve, and in the tone form, Add Casey to the result to get the final result.
4. If casey is not generated then the desult Ps -ve and in the i's Complett-form.

15 Boolean Algebra Theorems In 1854 George Boole Invented a systematic treatment of logic for algebraic system. Boolean algebra is a system of mathematical logic It differs from both Ordinary algebra and the binary number system. Variable: - The Symbol which represent an arbitrary elements of an Boolean Algebra is known as variable Variables is Called biliteral, These Cantake on two Values, binary 1 or 0. It may be any alphabet. Constant: The Constant value may be '1'or 0. For Example In Expression Y=A+1 Here A P&a Variable, 1 Es constant. Complement: A Complement of a variable Es represented by a bar over the letter. Example: Complement of A = A. A poine symbol ? is also used instead of bar. Literal :- Each occurrence of a Vaciable in Boolean function eitrer in q complemented or en un complement ed form is called a literal. Boolean function : -Boolean expressions are constructed by conjuting The Boolean Constants and variables with the Boolean operations. These Boolean expressions are called Bookean functions. Example. (1). f(A,B,C)=(A+B).C J = AB+BC+CA.

$$\frac{\text{Boolean Laws.}}{\text{AND Law - Multiplication Symbol (*)}}$$

$$\frac{\text{AND Law - Multiplication Symbol (*)}}{\text{Y = A AND B = Y = A \cdot B \cdot}$$

$$\frac{\text{And Doperation, the oxfult of a nulliplication of the oxfult of the original operation of the oxfult operation of the oxfult operation of the oxful operation operation of the oxful operation operation of the oxful operation operation operation of the oxful operation operation$$

	I dentity Law: 1.A=	A O+A = A	(15)
Three Basic Communice Association Distribution Communicatione LawI: A+B which the value	ve (aws. eve Low.	Idempotent low Idempot Low is show A+A=A A-A=A Redundance low (a A+AB = A A(A+B) = A Inverse low N A+A = 1 A-A = 0. Les that the order makes no differen	absorbance (abc)
C.	3 A+ 13.	$\begin{array}{c cccc} B & A & B + A \\ \hline 0 & 0 & O \\ \hline 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \hline 1 & 1 & 1 \\ \end{array}$	
AB = BF The commta O En which The Vo	f. fine law of anultip asiable are ANDED	liction states that makes no differen	the Order re En tre
A B. O O O I I O I I	AB O O I I		
the rout Es	Istales that in the	iers of the grout	2 variables

			· · · ·
j.	aw 2 - (AB) C	= A (BC). The associ	En what of multiplication
	- A PL	Las desternie	
	stairs mar ce	promped when ANDIng.	Several Valiables.
	Variable are (porter to the E	
D	Estré bufive Law.		
-	$2 + 2 \left(0 + C \right) =$	- AB+AC	no leveral variables
	Land dictailanti	ve low states that	Locale & equivalent
	The distort	ve Low states that ORC ne result what a single w result with a single ables & Than oring the	headle with each of
C	and ANDING o	regult with a single	July to
-	to ANDING the	ables & The oking the	peoduas.
	the cevery van		
	Ca stentiti	es of Booleon algebra	0
	Same cart		OP P
	a lound	AND form	OR form.
	Name		O + A = A
DI	dentity law	$I \circ A = A$	
6		$O \cdot A = O$	t + A = 1
È	Null Law		A + A = A
3]	Idempotent law	$A \circ A = A$	$A + \overline{A} = 1$
6	Inverse law	$A \cdot \overline{A} = 0$	
0	Commitative law	AB= BA	A+B=B+A
E)	a level in	$(A \cdot B) \cdot C = A(B \cdot C)$	(A+B)+c = A+(B+c).
6 F	tssociative low	(H.b).c - ($A(B+C) = A \cdot B + F$
A	DEstributive low	$A + BC = (A + B) \cdot (A + C)$	
(D)	1.7	$A \circ (A + B) = A$	A + AB = A
Ø	Absorption Law		A+B = A=B
(G)	Demorgan's Law	$\overline{A} = \overline{B} = \overline{A} + \overline{B}$	Carden States, and Carden States
	Deing		
	Ρ.		A-bsorption Low
P	Distribut	ive law.	
	(a, a)(a+c)	$) = A \cdot A + A B + A C + B C$	A(A+B) = AA+AB
	(A+b)(A-b)	= A + AB + AC + BC	= A + AB
		$= A[1+(B+c)] \neq Bc$	N(1+B)-A.
			A(1+B) = A
		= A + BC as $1 + (B + B)$	=

	la A					(P).			
1. s	Demorgan's	theorem.	?-						
	$\overline{A+B} = \overline{A} \cdot \overline{B} \mod \overline{A} \cdot \overline{B} = \overline{A} + \overline{B}$								
	It states that any logical binary expressions remains								
		i lae.							
	100 100 No. 100 No. 100	all Vourine all HND	operation	s to ors					
	2 21 2 41	ALL OK C	peracons		-				
	4. Torke I	he complex	nent 06 0	he emis	ce err.	ress con.			
	Truty task t	to barone t	Demorga	n's theo	remp.				
0	A B	Ā B	A-B	A+B	A+B	A.B			
i	0 0	t I	(N.	O	0			
	0 1	1 0	1	1	0	0			
		0 0	0	0	U				
				Trait					
	slove: -		prove. U X+Y.	z = (x + y)	(x+z)	-)			
	Deft x+ x. Y	= X+Y	x + y	Z					
0	1.x + x.Y	XY	1.×	+42.	7				
0	x.(1+y)+ x+xy+	-71	ו(1+Y)+Y	Z				
	XEY (X	+ x)		+×+++2					
	X+Y		×(1+2)+	×4+42	2			
	prove the at.			7 +	- x y + Y	Z			
	X. y + Y. Z + ¥. Z	2 = x. y+2		····	+ ~~ .				
		-	L	v(x+y)	+Z(V				
	Consider LHS X·Y+Y·Z+Y	Z'=XYTA	=	=(x+z)((X+Y).				
		$= \chi \gamma + Z$	PHC						
		= XY+Z							

Digital circuits Digital ignit are divided into two major alegories. · combinational ciquits · Sequential aquiets. Combinational cignits are cients where output depends on The present Enput only. The sequential menuit produces the output on the basis Of both present & previous Enputs. Sequential cktshove memory. Logic gates: are the building blocks of degital circuits. A logic gate is an electronic device with a single output having one or many Enputso The ontput is controlled) by the input. gates used to create digit (xts > complex IC. Complex Integrated cients send to perform several femilions Eg. Lécroprocensor & Mécrocontroller. It is also known as on inverter, because it changes the D Not gate :;-A Low Voltage input (0) is converted to a night Voltage output; Eupit to Ets opposite. a night voltage (1) is converted to Low Voltage (0). Tenter fable À٠ VFI A - Do - Y. A-D-Y 0 Invester symbol the y 0 P+Vic 3. AND gate: -1 Bank Imput 1.dp. AB 4 YA-B B D-Y 00 0 0 1 0 equitored Lanp AND Logic gate. 10 e uguit Equivalent circuit. TRulis fable

18 Dutput of AND is gate is 1, only when all its inputs Jue are abo 1'. otherwese, its output- well be o' OR gate Synta A B 4 0 0 0 B-Diode equila 1 0 1 A--D 0 doy=A+B. Equivalent ciecuit B_D The output of OR gate will be 'o' when all its Enputs one also o'. dénervise éts output will be !! XOR stands for Exclusive OR. An XOR gate compares two XOR gate: -Values & It they are different. So Ets output will only be at 'd when all its inputs have the same value. Strongese, "its output will be '1'. A ______ B _____ 0 0 0 1 0 1 1 0 1 0 1 1 Juis is on AND gate weets the output Enverted. The output ?? NAND gate: -Enports A 08 B 23 high V low ib neitrer is 1 A .__ 0 0 high-1 1 0 0 1 1 0 Nor gate: - The OR gate with the output inverted is caved 1 NOR operation. The output is high only when neitre A nor B are high -A 1 0 0 1 0 0 O 1 0 0

XNOR gate: - It is the complement of xor gate.
Its output is 1 when but Empates are equal
$$\xi e(0,0) = x(1,1)$$

XNOR operation is represented as $y = ABB$.
A $A = \frac{1}{B}$
Non-Enderter of buffer
The Value attered on its capit with be found on its output.
The Value attered on its is to Bitmake the found on its output.
Its value attered on its is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied a buffer is to Bitmake the found on its output.
A thipfied applied to make of the four of a given
Regebraic simplification.
Protorise the four method to
G $Y = AB + AB$
(b) $Y = AB + AC + BD + CD$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $Y = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) $X = (B + CA) (C + \overline{AB})$
(c) X

Simplify and realize using basic galax

$$Y = A + \overline{A}B + AB\overline{C}$$

$$= A(1+B\overline{C}) + \overline{A}B$$

$$= A + \overline{A}B$$

$$= A + \overline{A}B$$

$$= A + \overline{A}B$$

$$= A + \overline{A}B$$

$$= 1. (A+B)$$

$$Y = A+B.$$

$$Y = A+B.$$

$$Y = A+B.$$

$$Y = A + \overline{A}B + ABC + A\overline{C} + AB$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B} + ABC + A\overline{C}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B} + ABC + A\overline{C}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B} + ABC + A\overline{C}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B} + ABC + A\overline{C}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{B} + ABC + A\overline{C}$$

$$= A \cdot A + \overline{A}B + ABC + A\overline{C} + A\overline{C}$$

$$= A \cdot (A+B) + (A + B) + ABC + A\overline{C}$$

$$= (A + \overline{B})(A + B) + ABC + A\overline{C}$$

$$= (A + B) + A (B + \overline{C})$$

$$= (A + B) + A (B + \overline{C})$$

$$= A + A(B + \overline{C}) + B$$

$$= A + (B + \overline{C}) + B$$

$$= A + B$$

$$(i) \gamma = \overline{A}c + \overline{A}c$$

$$= \overline{A}c + \overline{A}c$$

$$= \overline{A}c + \overline{A} + \overline{c}$$

$$= \overline{A}(c+1) + \overline{c}$$

$$\gamma = \overline{A} + \overline{c}$$

$$(i) \gamma = \overline{A} + \overline{B} + \overline{A} + \overline{B} + \overline{A}$$

$$\gamma = \overline{A} + \overline{B} + \overline{A} + \overline{B} + \overline{A}$$

$$\gamma = \overline{A} + \overline{B} + \overline{A} + \overline{B} + \overline{A}$$

$$\gamma = \overline{A} + \overline{B} + \overline{A} + \overline{B} + \overline{A}$$

$$= (\overline{A} + \overline{E}) \cdot \overline{A} + \overline{B} - \overline{A} + \overline{B}$$

$$= (\overline{A} + c) + (\overline{B} + \overline{B})$$

$$= (\overline{A} + c) + (\overline{B} + \overline{B})$$

$$= (\overline{A} - \overline{c}) + \overline{B} + \overline{B}$$


$$\gamma = \overline{A} + \overline{B} + \overline{B}$$

Full adder The full addes Ciglift adds three One-bit pinang humber (A.B.C), and Outputs two Dne-bit binang The Full adder & Simply two half addes joined by an OR gate. The Logic synsol, Tonthable & Cig mit diagram is Allow below. numbers, a sum (s) and a Carry (co). 0 0 O 0 0 7 A Full S O 1 1 0 B adds Cot 0 0 01 1 0 1 1 1 0 Cin 1 0 100 Logic synul 1 101 0 110 1 0 111 1 1 From Tronthe Table S= ABC+ABE+ABE+ABE Tasle : Tanth Tasle = ABC+ABC+ABC+ABC $= (\overline{AB} + AB)C + (\overline{B} + A\overline{B})C$ $= (A \oplus B) C + (A \oplus B) \overline{C}$ S = lel x= AOB = xc+xc = x O C S-AEBEC S = A @ B @ C son using toget, yales is shown in tig

Ripple - Caroy - adder

A sipple campadder is a logic ciguit in which the Camp-out of each full adder is the camp in of the succeeding next most significant fill adder. It is called a ripple Carry addog because each Camy bit gets sippled into one next stage. The fulladder Esa component Ena Gaslade of adders, which adds 8, 16,32 bit etc binary A n-bit fedder can be designed by connerting the carry out and Carry in lines of Fig shows the 4-bit adder. This adder is alled repple- Comy adder. Further, Four 4-bit adders Can be connected to form a 16-bit adders etc. 93 b3 92 b2 91 b1 20 bo C4 Fulladder C3 Full C2 adder C1 adder 50 , 51 52 53 4-bit adder (sipple Carry addor) 0 = Cin Enample @ 1 1 1 1 = A Example D. Cin=0 1 0001=3 A= 1111 10000 B= 1111 Cont 53 52 51 50 11111 (out 53 52 51 50

Multiplexess. It is a logical circuit that selects one of several analog or digital input signals and formalds the Selected input into a Single lines. Multiplex means many to one. Digital multiplexers provide the digital equivalent of an analog selector A digital multiplexes connects one of grinputs to a switch. single output line, so that the logical value of the help of select lines. The objective of a multiplexed is to select one to be about of a multiplexed is to be a to b Signal from a group of 2" Enputs, to be an output on a single oulput line. Block diaglam os black box representation of multiples er (Mux) is grown below in bigure. The Date lines Do, D1, D2, D3, D4, D5, D6, D7 are the date Enpit lines & F is the output line. Line A.B. and c are called the selat lines. The solut lines are interpreted as a throne-bit binary number, which is used to choose one of The D-lines to be output on the line F. The 2³ = 8. Expert lines selated with 3 selat lines 8 one Date lene is output at one time based on selat lines. Timplementation: mux Es designed with A regular partlern of AND and OR galoss as shown in figure. Tonte table is shown below.



Truth Table.

Do . D1. DL D3 F Dq DS DG D.F. \$ BC A Tuplementation of an 8-to-1 Multiplexer. For Example, Suppose we want to oulput y=DS , then the three inputs to the Corresponding AND gate should be 101. Thene if $D_{5} = 0$, f=0 } $F=D_{5}$. $D_{5} = 1$, F=1 } $F=D_{5}$. The Corresponding select inputs are

5->101 OF ABC

Application : choose one of several registers to be used as ALU (Asitumatic Logic whit) Eupert. A 2n-to-1 multiplexed can be used to implement an arbitrary Boolean function of n variables, by associating each input line of the multiplexed with a dow of the touth table bos The function. A decoder is a multiple-input, multiple oulput Decoder :logic circuits which converts coded inputs into coded outputs, where the Enpert and the output codes are different. The input Code has lesser bits promptere output Code. A bevang decoder generally has n Eupits and 2" Outputs. The binary decoder activates one of the 2' outputs based on the input applied. The objective of the decoder is to decode an n-bit blien number > producing a Bigual on one of 27 Output lines. Figure shows an 3-to-8 decoder. > Do -> 01 > D2 3-to-8 -> Dz -> D4 -> DS Decoder -> D6 C >D7 fig : 3-to-8 decoder Implementation A decoder is often implementated with an additional input Called an "enable" line. When the line is enabled the circuit is a decoder. when it is disabled, all the onlynts are

The same circuit can be used as a de-multiplexed, which dépends a single data input line to one of 2" output lines, depending on the values of n select lines.									
Fèqure . Shows one 3-to-8 decoder implémentation.									
	ABC	Do	$D_1 D_2$	D ₃	Dy C	25	DG	D7	
	000	1	0 0	0	0	0	0	0	
	0 0 1	0	1 0	0	0	0	0	0	
	010	0	0 1	O	0	0	Ô	0	
	0 1 1	O	0 0	5 1	O	0	0	0	
	100	0	0	0 0	1	C	0	0	
	101	0	O	o c	C	1	0	0	
	110	O	0	0 0	ల	0	1	0	
	1 1 1	O	0	00	Ø	0	0	1.	
$A = P_2$ $B = P_2$ $C = $									

SR Flip Flop / SR Laten. The Simplest memory ciemt and Example of Sequential cigmit is SR FlipFlop/SR latch. A Flipflop is an electronic against which has memory. It is used to store one bit memory. If its output Es 1/0, it remains same unless Erport changes on change in input, its output changes (Flips) to 0/1 and then remains constant. A FlipFlop & a basic element of all sequential system. A NOR gate paodures output 1 only when both inputs operation: are 0, otherwise The output is 1. Laten is against that has two stable states & Can be used to store state information. It holds one bit of data. Latches are Example of sequential ciemits and are memory elements. SR later using NOR gate 28 Enplained below. Smeans sot state output Q=1 and Q=0 R means Reset state output Q=0 and Q=1. previous values are very important have. Assume SR laten/Flipplop is in set stale. prosent next state s R 1 {Nochange 0 0 0 Q a 1 0 0 0 } reset 0 0 1 1 0 1 1 % set 6 0-(0 0 1 1 O protallowed 1 1 SR Flipplop.

Case O. let SR FF be in set state, we make S=0 and R=0. The input to `a' NOR are (0,1); So \$\$\$=0, \$\$ inputs to b' NOR (0,0); SO \$\$=1. Therefore SRFlipFlop remains in set state is no It similarly snows that when the SR FF inrelet state state change. we make S=0, R=0 it semains En reset hence this State is Called No change & Enputs are S=0, R=0. If output is in set state (q=1, q=0,) we input Cale @. S=0, R=1, gate b Conduct first (1,0) regults in Q=0. here jere output changes from set to reget state. But If the output was Enverent state (Q=0, Q=1) And s=0, R=1, gate b' conduits first produces the ontput q=0, have the result is fog s=0, R=1. Q=0 hence postate is Called Reset state If the output is in Roset state (g=0, g=1) & S=1, R=0, Then gate a' conduits first & producy Cale 3. ontent $\overline{g} = 0$ lates gate b' produces oulput g = 1. here For s=1, R=0, The value & Q=1 (set). if the output is in set state, (9=1, g=0) & s=1 and R=03 then also are output q=1, g=0. herve juis state output is called as set state Case (4) Both s=1, and R=1 are not permitted ag this would cause a conflict, & outcome would be uncostain. Jue above opportions of SR Plip Flop are given in fable.

The term Level triggered is applied to latenes to Endi--Cate that its ability to change value depends on the herel (low or high) of the dock signal. The term edge triggered is used with clocked Flap Flop we have positive edge triggering and Negate edge triggering algo. The state change From positive edge triggering Zeroto Due ie Low to high. The . Output changes Negative edge toiggering when their a clack Signal change from high to Low. In Figure one additional input is provided to each preset and class. NOR gate; CLR on Q side NOR and PR ON Q side NOR. when CLR = 0, PR = 0, The cigarit behaves as Om SR Flipplop. The Block representation is grown below. guabsence of a clock pulse (c=0) & one outper Enpart to NOR gates are zoo. making CLR = 1 & PR=0, results En Q=0, Q=1 Juse by dealing the Flip Flop. For PR=1 and CLR=0, The FF produces Q=1, Q=0, Juee by presetting the Flipflip. qPR These are asynchronous Enputs as theig Q action does not SRELip need a clock pulse. FLOP. 9 symbol of SR Flip Flop. CLR

Flipflops. Flipflop are used for more precise synchronization. They are edge - toggered That means they can change wêter change in the Value of the dock signals; that is on êts væring or falling edge. This is done by me use of a ground cignist, called a pulse generator, as show in below figure. a totod when a Es connected to a clock signal, a short pulse will be genserted on d, whenever a makes a transition from 0 to 1 and 1 to 0. There are Four Commonly used flip-Plop. D-Flip Flop T- Flip Flop RS Flip Flip and JK FlipFlop. The behaviour of each of one combe described by a state table. The slate table shows one how The values of the plipplop changes in response to its State table of SR Flip Plop (RS Flip Flop. Enprit & -RS (Reset-set) Quent S R 9 0 0 1 1 0 0 0 1 undefined 1 1

p (Do	ita)
D	Quext
0	đ
1	1


T (Too	3912
T	Quent.
0	Q
1	Q (Toggle).

	JRI	Flip Flop.
Ĵ	K	Quext
0	0	Q
0	1	0
1_	0	1
1	1	9.

JK Flip Flop. The Pandefined state & SR Plip Flop is overcome by Converting SR Flip Flop to JK Flip Flop by feeding R to the upper AND & Q to low of AND gate. J 1 S S Q to low of AND gate. J 1 S S Q to low of AND gate. J 1 S S Q to low of AND gate. J K Flip Flop. The SR Flip Flop determines the output & JK Flip Flop. The Values Q SoR are governed by the input J.K

and Q. The outputs for valions combinations of inputs (J. K). When a clock pulse is applied & Explained.

Now consider (1,1)=(I.K) inputs which were entries not permitted in our SR-FlipFlop, (11) @J=1, K=1, g=0. => S=1, R=0. Quext= 1. Q. Sch State (B)J=1, K=1, Q=1 => S=0, R=1 (Queri=0, R, reset This Reporte is Gilled Togete state because the output togstep sette state changes from 0 to 1, 00 1 too. JK master slave Flipflop. The toggle state of JR FlipFlop Compass the problem. If any clock pube is too long , the output islate will change more than once and the final state of the Flipplop will be indeterminate. To avoid this problem, a JKFF Es constanted with two SR Flip Flops in master slave Connection als shown infigure. In JKFF Ontput is feedback to the inputs these fore any changes Ette output segutts in coosesponding changes in the Enport due to this in the positive have of the clock pulse when J& K are both high (1) the output togetes confirmingly This condition is known as pare around condition J CI SI C2 S2 P2 Q1 T C R2 D2 RI SX K C1 NT PT PT- Positive tois going JR masles slave Flip Flop. NT - Negetive Frigging Fig:



D-(Date) Flip Flop. D Flip Flop also Called Date flip-flop has one input D. D Flip Flop also Called Date flip-flop has one input D. With the application of each clock pulse the obte (0 or 1) is to application of each clock pulse the modified JKFF is to ansferred to the output Q. The modified JKFF is to ansferred to the output Q. She modified JKFF is to application above. also Refes Toute Table. In previous pages.


Shift register. The shift register is a sequential against that Com be for used for the storage or the transfer of binary shift register is dégital circuit constanted by aseade of flipFlops, sharing the same clock, En while The output of each flipplop is connected to the date Enput of the next flip-Flop in the chain, regults in shifts of data. gu Figure . seufe register consists of two RS Flip Plaps when a clock pulse occurs, the value of the left FlipFlop & copied to the sight FlipFlop. This Es known as a shift register. FlipFlops are used Within a Cpu (central proceeding unit) to implement register. A register is an ordered group For Example, in the Intel architecture, EAX Ep a 32-bit of n-FlipFlops . register. It can hold a 32-bit binany register. - Date onlput. FF1 S 8 S 8 Dete input Shift (sight) register. clock Simple shift register, the date string presented at Date in & is gliffed right one stage cach time. The bit flom FF1 Be Shifted Ento FF2 Enport and upon dock pulse yeighted at output of FFQ.

The blog information in a register Can be moved blom stage to stage within the Degister OD into OD out of Degister upon application of clock pulses. This type of movement or shifting is electing for Cestain asitemetic and logic spelations used in proceeds. Shift register &pplications Envolves storage and transfer of data En a degital system Fêgure show a Four bit shipt register employing Das flipflops, which trailing edge toggered indicated by a small light at the back of the clock to langle. $(MSB) | Bq | B_3 | B_1 | B_2 | B_3 | B_1 | B_1 | B_2 | B_3 | B_1 | B_1 | B_2 | B_2 | B_3 | B_1 | B_1 | B_1 | B_1 | B_2 | B_2 | B_1 | B_1 | B_2 | B_1 | B_2 | B_1 | B_1 | B_1 | B_1 | B_2 | B_1 | B_2 | B_1 | B_1$ Figure: Serial Enput - parallel out Shipt segester Let the input sequence be AqA3A2A1 and hiteal state of the register be $Q_1 = Q_2 = Q_3 = Q_4 = 0$. Before applying clock pulse, the four date (D) bits are. $D_1 = A_1, P_2 = Q_1 = O_2, D_3 = Q_2 = 0, and D_4 = Q_3 = 0.$ Affer the first pulse arrives, date (D) in all the Flip Flop Shifts to Qs and the state of regular read flow left to régerts becomes A1,000. After the second pubse, the state Bue register becomes A2. A100 and finally at the end B Fourset public et is Af 3, A2, A1. The register state comme read Simuttomeonsly at Bu, B3 B2 B1 . Tins is Gibd Seeid - in parallel - out Shipl register. After Four more clock pulses, the output can be read scenally at B1.

4		32)
The tonth Table is §	shown below.	O D D. D.
Serial Ip Date	Shift priss	$Q_1 Q_2 Q_3 Q_4.$ $\times \times \times \times$
10	T1	o × × ×
1	T2-	
0	T3 T4	$0 10 \times$
1	TS	× 1 0 1
×	TG	X X 1 0 X X X 1
× ×	TZ	$\begin{array}{c} \times \times \times 1 \\ \times \times \times \times \end{array}$
×	T8	

Binany Counter. 8-A counter ez a segnatial cight that counts the A counter that counts in terms of binary is called a number of Enput pulses. benacy counter. The count output of n-bet binary Therefore, it can count from 0 to (2ⁿ-1). The number Counter Eg 2n. States. of states of counter is called as it modulus (m). Based on the concept of applying inputs to FF to glad Counting we have two types of Counter. · Asynchronons Counter · Synchronous Counter. In Asynchronous Counter, the FF are clocked Sequentially white En a synchronons counter , try are clocked Simultaneously In Asynchronons Counter, time delay of each FF get added & thing In Asynchronons Count action is slower time by herrons counter-

Asynchronous Counters (ripple Counters T Flipplops are used in these counters. A - 3 bit binary Dipple counter B ghown En figure below. The Small Circles at the back of the clock input stand for the fact that there FF are toiggered by trailing edge of The input pulse (1 going 0). For Togging, all T inputs are kept high (1). From left to right, the first T - Flip Flop receives pulses from The counter. The other two deceive pulses from the output of the preceding T- Flip Flop. The pulses kind of sipple through & hences the name ripple counter. 3-bit ripple counter Sy presented En tasle. At 8th pulses, the counter desits to 0. The Timing déaglam of the touter Es shown below En figure. It is, observed that pulse flequency gets divided by 2 at each stage. 73 1-12 0/2 Rot 91 Q, C Q. Fig: 3 bit (module 8) sipple counter. Tonth table of 3-bit sipple counter Tupit pulse 90 Q1 Q2 0 0 0 0 1 1 0 O 2 0 1 0 3 1 1 0 4 0 1 0 5 1 0 1 6 0 1 1 7 8 0 0 0




0	0	· · · ·	der	C						,
In on c	roonons	Cou	un c	tor	00 1	he p	ulse	Dipple	s throng	e
0			1	1.100	John	add	s w	D .		11
In on c all the	flipflop	ps, t	ieig -	time	dela	[and		20000	Oi or to a	
all the In synch	ronous	Cor	inte	2,0	e doc	k pul	ise	is app	dolay i	26
The Hep-	- Flop	kim	ulta	neons	ly om	d 80	a e	(inter	As J	_
that of	In synchronous Counter, the clock pusse time delay is the flip-flop Simultaneously and so the time delay is that of one Counter. Counter are fast in operation.									
IV on on			0	~ 10	Court	ex. I	one	Clip-	Flop and	
For modul	0 -16	Syne	hsor	Level a	Lound	- Elip	Flop	0		
For modul needed.	Consta	nted	09	usic (J'			. A ap	Pe she	wm
The Tout	Th felsle	- 600	5 4	-Sit	Synce	onom		meg	12 8	
befor.		onth T			-					
1					T3	T2	T	To		
Tunp et clock.	93	Q2	92	90	. >		. 1			
0	0	0	0	0	0	0	0	1		
1	0	0	0	1	0	0	1	1		
2_		0			0	C		1		
3					0	1		1		
4	0	12	04	0	O	0	O	1		
5	0	1	0	1	0	0	1	1		
6	0	1	1	0	0	0	0	1_		
Ŧ	07	1 7	1	1	1	1	1	1		
8	12	04	04	0	0	0	0	1		
9	1	0	0	1	O	0	1	1		
10	1	0	1	D	0	0	0	1		
()	1	12	12	1	0	.1	1	1		
12	1			D	Ó	0	0	1		
13	1	1		1	0	0	1	1		
14	1	1		0	0	0	0	1		
0	1	1)		1	1	1	1	1		
	0	0	0	0					1	
					}				1	

34 From Table we find reat Qo Continuously toggles, Therefore To=1 Q1 toggles when Qo=1, in everyone T1=Q0 Q2 toggles when Qo= 9,=1 Fisefore [T2=9, Qo] Q3 toggles when Qo = Q1 = Q1 = 1 Therefore T2 = Q2 Q1 Do The corresponding T= 1 are indicated in the Same table. To generate T2 & T3 sturo AND gates are needed. To meet these requisements, the eigent diaglam of the Synch routy counter is drown in figure. 02 91 MSB 93 $= Q_2 Q_1 Q_0$ = 0,00 60 Q, Q2 1 . To 72 Tz TI Q1 Qo CK . Pek CK OCK. Q1 Qz Cr an Cr Cr do Cr Eupert clock modulo -16 synchronous Countar. CLR peg.


(1) Consider the Borleon expression
$$Y = AB + CD + E$$


it using NAND galas.
 $y = AB + CD + E$
 $\overline{y} = \overline{AB + CD + E}$
 $= \overline{AB} \cdot \overline{CD} \cdot \overline{E}$
A $\overline{D} \cdot \overline{AB}$
 $E = \overline{D} \cdot \overline{D} \cdot \overline{E}$
 $A = \overline{D} \cdot \overline{AB}$
 $E = \overline{D} \cdot \overline{D} \cdot \overline{E}$
 $= \overline{AB} + \overline{CD} + \overline{E}$
 $= \overline{AB} + \overline{CD} + \overline{E}$
 $= AB + \overline{CD} + \overline{E}$
 $= AB + \overline{CD} + \overline{E}$
 $= AB + \overline{AB} + \overline{AB}$
 $\overline{y} = \overline{AB} + \overline{AB} + \overline{AB}$
 $= (\overline{AB} + \overline{AB} + \overline{AB}) \cdot \overline{A \cdot B}$
 $= (\overline{AB} + \overline{AB}) \cdot \overline{A \cdot B}$
 $= (\overline{AB} + \overline{AB}) \cdot \overline{A \cdot B}$
 $= (\overline{AB} + \overline{AB}) + \overline{AB}$
 $\overline{y} = \overline{AB} \cdot \overline{AB} + \overline{AB}$
 $\overline{y} = \overline{AB} \cdot \overline{AB} + \overline{AB}$
 $\overline{y} = \overline{AB} \cdot \overline{AB} + \overline{AB}$




Write the fontutable for the given ciguit

36







perform the Endicated Operations in binary.
(a)
$$(32)_{8} + (93)_{8}$$

 $32 = 011 010$
 $(11 011)$
 $\overline{1010 101}$
 $(125)_{8}$.
(b) $(175)_{8} - (114)_{8}$
 $175 = 001 111 101$
 $114 = 001 001 100$
 $(061)_{8}$.
(c) $(TE)_{16} + (AO)_{16}$
 $(TE)_{16} + (011 110)$
 $(AD)_{6} = 1010 1101$
 $(12B)_{16}$
(b) $(BC)_{16} - (84)_{16}$
 $(BC)_{16} - (101 1100)$
 $(28)_{16}$

Basic Communication System.

Communication & application of Electrical Technolosy. We use satellite television, fax machine cellular prime etc. Communication systems Enclude the generation, storage and transmission of information. The basic storage and transmission of information. The basic elements of Communication system are tragmitter, received and Communication channels.

Elements of Communication gystem Communication systems are used to transfer information Rom a generation point to one place where it is headed processed. Jue information at the generation point is not gen one form that Om travel long distance through the channel. We use a device Called modulator Cum transmitter to modulate data for transmission. In the receiving end of the information must undergo the reverse process such as demodulation (decoding.

. The main elements are.

Ofourse Of uput tougdues O modulates grotsonsmittes O Communi ation channel O Demodulates and seceives O Demodulates and seceives O Demodulates and seceives O Definition.

The source is mostly analog & sometimes & may be digital. Fig0shows basic elements of a communication system

Source Transducy Transmitty Commit Rectivez Destinat - Transnducy K Figur O : Communication System. Source is the information we are sending the example of sources are analog andio, video, Signals form meagning devices in the field, & Digital data. Andio signal -> range 20H2 to 20KHZ. Viedeo Signal -> range from dc to 402 MHZ. Binong signal isko's. Input transduces contests one form of signal into anothers. andro signal is concepted to effectsi cap signal using Mic or microphone. Communication channel combe a poré of conductors, optic The signal can be directly sent through a twisted pair fiber or just free space. felephone Gible. But one ogdio link twoonge fiee Space Comot be used dérectly for andéo séguels; Instead on anteria of great height would be A hege blequery Callier Signal is used to Callythe methode signal after performing modulation. Af the receiver the Required . Reponstion Combe demodulated. The message is alled The output toasdres converts Electrical Digual back to and is signed (original massage) Espeanple & Speaker.

principle of operation of Mobile phone Most Commonly used device in Communication 28 9 mobile phone. It is also called as cellular phone. A celular/mobile system provides standard telephone operation by full duplex (two way radio at gemote locations. It provides a wireless connection to me public switched tolephone network (PSTN) from any user location within the radio range of the system. The main puppose of the Cellular mobile system is that it divides the entire geographical area into many Small areas Called Cells and tray will be served by transpritter and receiver as shown in figure (). (()) "'A'' Cell (11) Fig D. Cell Area in hexagon shape A single cell covers several square Vilometers Contains its own receivers and low power transmitter. The Ceep shape is hexagon. If any shape such as toingle Square and Cycle Considered regults in oneslap of areas.

Basic cellular system Consists of · mobile stations . Base stations . Mobile Switching Contre. [MSC] The mobile switching contre is also known as mobile telephone switching office (MTSO). The MTSO Controls The cells and provide the Enterface between each cell and main telephone office. Here Each mobile Communicates Via Jadio with one of the base stations and may be handed off (switched from one cell to another) to any other base station Throughout are dulation of the Vall. The mobile station Commonly Consists of () A Transceiver · An antenna · Control unit The base station consists of several transmitter and receiver which Simultaneously handle full duplex Communication and generally have towerd which support Several transmitting and receiving antennas. The base station Serves as a bridge between all mobile users in the cell and Connects the Similtaneous mobile Calls Via telephone lines or microwine link to one MSC. The MSC coordinates the activities of all the base station and connects the enfire cellular system to the PSTN. most of the cellular System also provides a service known as soaming.

The cellular system operates in the range 800-900MHz. newer digital Cellular System operate at 1.7-1-8 GHz band & name greater Capacity. Total of 832 channels for be used in the cell. The block diaglan snown in figure @ Shows Geworking of mobile networks through GSM. Base Visitor Base Home Trongreever SIM Station location Location Station (ontrolle register Vegisty Mobile Dhone Bale station Mobile Sequère PSTN Controller PSPSN Switching Station TSON SIM Bale Mobile [my reives Equipment phone Station Autoenti Identity Cation Mobile station Base station Sub System Jegister Catre. Network Subsystem Fig @ Block dingen of BSM System. The mobile sption It consists of mobile phone (terminal) and a smoot card called Subscriber Identity module [SIM]. By inserting SIM Cand into Mobile phone, use uses is able to occeever calls at that termined, make Calls from frat terminal, and receive other subscribed serving The mobile equipment is uniquely identified by the International Mobile Equipment Identify (IMEL). The SIM Card Contains the International mobile subscriber Identity (IMSI) used to Edentity the Subscriber to the system, a secret key for authentication, & other information.

Mobile switching centre og mobile service switching station Jnesigcentral component of Network subsystem. It acts. like a normal switching node of the pSTN OFISON. It provides all the functionality needed to handle a mobile Subscriber, but as registeration, antrentication, location updating, hand overs, & all routing to a roaming subscribes. The signalling system NOO7 is used for Tomking Signed in ISDN. The Home Location Register (HLR) and Vistor Location Register (VLR). together with MSC, provider the all -routing and Voaning Capabilities of BSM. HLR Contains are administrative information of each Subscriber & cugent location of mobile. The equipment Identity Register (EIR) is a database that contains a list of Valid mobile equipment on a entwork, where each mobile station is identified by its International mobile equipment That its (and) An Autrentication Cartie Es a protected databale that stores a Copy of the Secret Kay stored & each Subseeiber's SIM Card, which is used for automatication & encoyption our the radio channel. Base station subsystem: -It composed of two parts, The Base Transceives Station (BTS) and Base station controller (13sc). The BTS houses a radio to ans ceivers that defines a cel and handles the radio-link protocol with the mobile Station. In large usban Area more number of BTS will be Base station controller manages the radio resources for one OP mole BTS'S . It handles radio - channel stop, flequery hopping, and hand overs. BSC is the connection between tre mobile station and the mobile service switching contre (msc).

Celhular Telephone anot Jue block dinglom of a cellular mobile radio unit. The cipit Consists following blocks. 1. Control unit 2. logic unit 3. Receiver 4. Foceprens Synthesizes So Tronquitteg. Control unit: It is a set of speaker , microphone with touch tone dealing faility and it stores the memory like numbers and dealing features. Logiculet à - It is one microprocesso & controlled mester Control unit for Celular radio. It controls are Complete operation of Mobile Telephone switching office (MTSO) and mobile unit. Receives: - The cellular receiver consists of RFauplifier FM demodulator and filters. An RF amplifier boots the level of received cell site segual. Received Signed is monitored by MTSO. If Oncie Es a week signed in the present cell then mobile unit Es Shifted to other Site vouele the signal is Strong. Frequency Syntheizer: - It is used to generate velicity Biguels required for transmitter and receiver. It acts as a signed generator. When a mobile unit suitates a GUY, MISO identifies the user and assigns a frequency channel which is not used by any other mobile En the cell. MTSO sends a unique code for setting channel Freegnemies.

Travemitted: - A low power FM travemitter operating at a fleghenny sange of 825 to 845 MHZ. These is 9 66630 KHZ toanemit channel. The Transmitter produces a deviation of ± 12KHZ. The modulated output is toanglated up to final toagmitter. blequenny with the help of mixer, the second input to The transmitter comes from flequency synthesizer. The weight feature of high power travelato & is that it is controllable by cell site and MTSO. Mobile Defephone Switching office]. Artens F Tronemitter Receiver Logic Control Unit Mobile quit unit Synthesizer Fig 3: Block dinglam Of Cellular mobile radionetwork