

EC 8453- Linear Integrated Circuits

unit - I

Basics of operational Amplifiers.

1.1. Current mirror & current source

A constant current source makes use of the fact that for a transistor in the active region of operation, the collector current is relatively independent of collector voltage.

The transistors Q₁ & Q₂ are identical, the bases are tied together & the emitters are grounded. The two transistors have the same base-to-emitter voltage

$$V_{BE1} = V_{BE2}$$


Q₂ is also active region & the collector currents of the two transistors will be approximately equal,

$$I_{C1} = I_{C2}$$

Analysis:

$$I_{C1} = \alpha_f I_{ES} e^{V_{BE1}/V_T} \rightarrow (1)$$

$$I_{C2} = \alpha_f I_{ES} e^{V_{BE2}/V_T} \rightarrow (2)$$

\therefore by eqn ① & ②

$$\frac{I_{c2}}{I_{c1}} = e^{(V_{BE2} - V_{BE1})/V_T}$$

since $V_{BE1} = V_{BE2}$

$$I_{c1} = I_{c2} = I_c = I_o$$

Since transistors are identical

$$\beta_1 = \beta_2 = \beta$$

Apply KCL at collector of Q_1 gives

$$I_{ref} = I_{c1} + \frac{I_{c1}}{\beta_1} + \frac{I_{c2}}{\beta_2}$$

$$I_{ref} = I_c \left(1 + \frac{2}{\beta} \right)$$

$$I_{ref} = \frac{V_{cc} - V_{BE}}{R_1}$$

$$I_{ref} = \frac{V_{cc}}{R_1}$$

$$I_{ref} = \frac{V_{cc}}{I_c} \left(\frac{\beta + 2}{\beta} \right)$$

$I_c = I_{ref} \left(\frac{\beta}{\beta + 2} \right)$

widlar current source


STUDENTSFOCUS.COM

The operational amplifiers require very small input current. Therefore, the emitter coupled pair of transistors at the input are needed to be biased at very low current with the collector current of order of μA .

Analysis:-

The ratio of collector current I_{C1} & I_{C2} using eqn is given by

$$\frac{I_{C1}}{I_{C2}} = e^{\frac{(V_{BE1} - V_{BE2})}{kT}}$$



log of both sides.

$$V_{BE1} - V_{BE2} = kT \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

kVL to the emitter base loop:

$$V_{BE1} = V_{BE2} + (I_{B2} + I_{C2}) R_L$$

Rearrange the above eqn.

$$V_{BE1} - V_{BE2} = \left(\frac{I_{B2}}{I_{C2}} + 1 \right) I_{C2} R_L$$

By the circuit $\beta = \frac{I_{C2}}{I_{B2}}$

STUDENTSFOCUS.COM

$$V_{BE1} - V_{BE2} = \left(\frac{1}{\beta} + 1 \right) I_{C2} R_E$$

$$\left(\frac{1}{\beta} + 1 \right) I_{C2} R_E = v_T \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

$$R_E = \frac{v_T}{\left(1 + \frac{1}{\beta} \right) I_{C2}} \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

- A relation b/w I_{C1} & the ref current is obtained by KCL

$$I_{ref} = I_{C1} + I_{B1} + I_{B2}$$

$$= I_{C1} \left(1 + \frac{1}{\beta} \right) + \frac{I_{C2}}{\beta}$$

$\frac{I_{C2}}{\beta}$ is neglected.

$$I_{ref} = I_{C1} \left(1 + \frac{1}{\beta} \right)$$

$\beta \gg 1$

$$I_{C1} = I_{ref}$$

$$I_{ref} = \frac{V_{CC} - V_{BE}}{R_1}$$

~~Ques.~~ Current source as active load:-

This current source provides an o/p current (I_o) which is nearly equal to I_{ref} & also exhibits a very high o/p resistance.

An additional transistor Q_3 is connected to form a negative feedback path which sets the o/p resistance

Analysis:-

$$\text{Since } V_{BE1} = V_{BE2}$$

$$I_{C1} = I_{C2}$$

$$\& I_{B1} = I_{B2} = I_B$$

At node 'b'


$$I_{E3} = 2I_B + I_{C2}$$

$$= \frac{2I_{C2}}{\beta} + I_{C2}$$

$$= \left(\frac{2}{\beta} + 1 \right) I_{C2} \quad (I_B = \frac{I_{C1}}{\beta} = \frac{I_{C2}}{\beta})$$

$$= \left(\frac{2}{\beta} + 1 \right) I_{C2} \rightarrow ①$$

$$I_{E3} = I_{C2} + I_{B3} \rightarrow ②$$



Compare eqn ① & ②

$$I_{C_3} \left(1 + \frac{1}{\beta} \right) = I_{C_2} \left(\frac{\beta+2}{\beta} \right)$$

$$I_{C_3} \left(\frac{\beta+1}{\beta} \right) = I_{C_2} \left(\frac{\beta+2}{\beta} \right)$$

$$I_{C_3} = I_0 = I_{C_2} \left(\frac{\beta+2}{\beta+1} \right)$$

since $I_{C_1} = I_{C_2}$

$$I_0 = I_{C_1} \left(\frac{\beta+2}{\beta+1} \right)$$

Node 'a'

$$I_{ref} = I_{C_1} + I_{B_3}$$

$$I_{C_1} = I_0 \left(\frac{\beta+1}{\beta+2} \right)$$

$$I_{ref} = I_0 \left(\frac{\beta+1}{\beta+2} \right) + \frac{I_0}{\beta}$$

$$I_0 = I_{ref} \left(\frac{\beta^2 + 2\beta}{\beta^2 + 2\beta + 2} \right)$$

$$I_0 = I_{ref} \left(\frac{\beta^2 + 2\beta}{\beta^2 + 2\beta + 2} \right)$$

A Voltage Source is a circuit that produces an output voltage V_o , which is independent of the load driven by the voltage source, or the output current supplied to the load. The voltage source is the circuit dual of the constant current source.


Voltage source circuit using impedance transformation.

The voltage source circuit using the impedance transforming property of the transistor.

The output of AC resistance looking into emitter is given by

$$\frac{dV_o}{dI_o} = R_o = \frac{R_s}{\beta + 1} + r_{be}$$

The load regulation parameter indicates the changes in V_o resulting from large changes in O/P current I_o . Reduction in V_o occurs as I_o goes from no load current to full load current.



STUDENTSFOCUS.COM
Emitter follower or Common collector Type

Voltage source.

This voltage source is suitable for the different gain stage used in op-amps.

Advantages of this circuit.

i) producing low AC impedance.

ii) resulting in effective decoupling of adjacent gain stages.



Fig. Voltage source using Common-Collector Stage.

The low O/P impedance of the Common-Collector stage simulates a low impedance Vce source with an output voltage level of V_O represented by

$$V_O \approx V_{cc} \left(\frac{R_L}{R_1 + R_2} \right)$$

The impedance R_O looking into the emitter of α_1 derived from the hybrid T_1 model is given by

$$R_O = \frac{V_T}{I_1} + \frac{R_1 R_2}{\beta(R_1 + r_e)}$$

The circuit that is primarily designed for providing a constant V_{REF} independent of changes in temperature is called V_{REF} reference. The function of a voltage reference is to provide a stable dc voltage starting from a less stable power source.

The temperature co-efficient of the output reference V_{REF} , it is given by

$$T_{CIR} = \frac{dV_{REF}}{dT}$$

Performance Specification of V_{REF} Reference

- Line regulation.
- Load regulation.
- Ripple Rejection ratio
- Thermal Co-efficient.

Bandgap voltage reference.

The reference voltage is constant & determined by the V_{BE} which is bandgap voltage, this circuit is called bandgap voltage reference circuit.

If the supply voltage is 6V (or) let
the reference voltage is developed from

highly predictable V_{BE}

$$V_R = V_{BE3} + I_2 R_2$$

assume all transistors are identical.

$$I_b = I_2 e^{\frac{\Delta V_{BE}}{V_T}}$$

$$= I_2 e^{\left(\frac{V_{BE1} - V_{BE2}}{V_T} \right)}$$

$$= I_2 e^{\left(\frac{I_2 R_3}{V_T} \right)}$$

$$(or) I_2 R_3 = V_T \ln \frac{I_1}{I_2}$$

Neglecting the base current of Q_2 ,

$$I_{E2} = I_{C2}$$

$$I_2 R_2 = I_2 R_3$$


$$\Rightarrow R_2 = R_3$$

$$= \frac{R_2}{R_3} V_T \ln \left(\frac{I_1}{I_2} \right)$$

$$V_R = V_{BE3} + \frac{R_2}{R_3} V_T \ln \left(\frac{I_1}{I_2} \right)$$

$$V_R = V_{BE3} + 3V_T$$

$V_{BE3} \rightarrow$ bandgap voltage at absolute zero



Differential amplifiers using BJT.

Differential amplifier
with resistive loading

Differential amplifier
with active loading.

DC analysis of an emitter-coupled pair.


In DC analysis the transistors

α_1 & α_2 are assumed as identical.

Let us consider $\beta \gg 1$


$$I_{E1} = I_{C1} + -I_{E2} = I_{C2}$$

$$V_{I1} = V_{BE1} - V_{BE2} + V_{I2}$$



By using this analysis the operating point values can be obtained in V_{CA} & V_{CEQ}

The DC equivalent circuit can be derived by making DC i/p zero.



1. (b)

or matched transistor pairs we have

$$R_E = R_{C1} \parallel R_{C2} \text{ since } R_{C1} = R_{C2}$$

$$R_{C1} = R_{C2} = R_C$$

$$|V_{CE}| = |V_{EE}|$$

Applying KVL to base emitted loop at

(Q1) we get

$$I_D R_S + V_{BE} + 2 I_E R_E = V_{EE} \rightarrow ①$$

For common emitter configuration

$$\beta = \frac{I_C}{I_B} \quad I_C = I_C$$

$$\beta = \frac{I_E}{I_B} \rightarrow ②$$

sub ② in ①

$$\frac{I_E}{\beta} R_S + V_{BE} + 2 I_E R_E = V_{EE}$$

$$I_C \left(\frac{R_S}{\beta} + 2 R_E \right) = V_{EE} - V_{BE}$$

$$I_C = \frac{V_{EE} - V_{BE}}{\frac{R_S}{\beta} + 2 R_E}$$

$$\boxed{\frac{R_S}{\beta} + 2 R_E}$$

$$I_E = \frac{V_{CE} - V_{BE}}{2R_C}$$

The emitter current I_E is independent of

When $I_E \gg I_C$

Applying KVL to the collector based loop.

We get

$$V_C = V_{CC} - I_C R_C \rightarrow (1)$$

$$\& V_{CE} = V_C - V_E \rightarrow (2)$$

(1) in (2)

$$V_{CE} = V_{CC} - I_C R_C - V_E$$

$$\boxed{V_{CE} = V_{CC} - I_C R_C - V_E}$$

$$V_{CE} = V_{CC} + I_C R_C + V_E$$

The above eqn

$$V_{CE} = V_{CC}$$

∴ When $I_E = I_C = I_{CO}$.

DC Characteristics of op-amp.

The ideal op-amp does not allow the current from the source & its response is also independent of temperature.


i) input bias current

The avg value of the two base currents flowing into the OP-amp i/p terminals is called i_B bias current.

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

$I_{B1} \rightarrow$ DC bias current flowing into the non inverting i_p

$I_{B2} \rightarrow$ DC current flowing into the inverting i_p.



Input bias current is equal to the input current $I_{B1} + I_{B2}$

$$I_B = I_{B1} + I_{B2}$$


The O/p v_o is given by

$$V_o = I_{B2} R_f$$

The value of R_{comp} derived as

$$V_{comp} = I_{B1} R_{comp}$$

$$I_{B1} = V_{comp}$$



Bias current compensation in an inverting amplifier at node 'a' with its v_o equal to -v_{in}

$$I_1 = \frac{V_{comp}}{R_1} + I_2 = \frac{V_2}{R_f}$$

Applying KCL at node 'a' we get

$$I_{BL} = I_2 + I_1$$

$$\frac{V_{comp}}{R_f} + \frac{V_{comp}}{R_1}$$

$$= V_{comp} \left(\frac{R_1 + R_f}{R_1 R_f} \right)$$

$$= \frac{V_{comp}}{R_{comp}} \left(\frac{R_1 + R_f}{R_1 R_f} \right) = R_{comp} (R_1 || R_f)$$

Input offset current (I_{OS})

The I/P transistors cannot be made identical & there always exists a small difference between the bias currents I_{B1} & I_{B2} . This difference is called the offset current.

$$I_{OS} = |I_{B1} - I_{B2}|$$

$$V_{comp} = I_{B1} \cdot R_{comp}$$

$$+ I_1 = \frac{V_{comp}}{R_1} \rightarrow \textcircled{1}$$

Applying KCL at node A

$$I_2 = I_{B2} - I_{B1} \rightarrow \textcircled{2}$$

sub \textcircled{2} in \textcircled{1}

$$I_2 = I_{B2} - I_{B1}$$

$$= I_{B2} - \frac{I_{B1} R_{comp}}{R_1}$$

$$V_o = I_2 R_f - I_{B1} R_{comp}$$

$$V_o = R_f (I_{B2} - I_{B1})$$

$$V_o = R_f I_{OS}$$

~~Input offset voltage~~
 whenever both the o/p terminals
 are grounded ideally the o/p vge
 of the op-amp

Should be zero

This dc vge which makes the o/p vge zero

when the other terminal is grounded is called i/p offset
 vge.

Thermal Drift :-


The op-amp parameters like bias
 current, offset current & offset vge will change
 with temperature.

The ~~term~~ thermal drift is used
 to identify such ~~changes~~ & it is defined
 as the avg rate of change of input offset
 voltage per unit change in temperature.

C. Characteristics of Op-amp.

Frequency response:

Ideally an op-amp should have an ∞ bandwidth. This means the gain of op-amp must remain same for all the frequencies from 0 to ∞ . But practically op-amp gain however goes down at higher frequencies.



The open loop vge gain of an op-amp is obtained from

$$V_o = \frac{-jX_C}{R_o - jX_C} A_{OL} V_d$$

$$A = \frac{V_o}{V_d} = \frac{A_{OL}}{1 + j2\pi f R_o C}$$

$$A = \frac{A_{OL}}{1 + j(f/f_1)} \quad \boxed{f_1 = \frac{1}{2\pi R_o C}}$$

$$\text{magnitude } |A| = \frac{A_{OL}}{\sqrt{1 + (f/f_1)^2}}$$

$$\text{phase angle } \varphi = 0 - \tan^{-1}(f/f_1).$$

$$\rightarrow f < f_1$$

magnitude of the gain is 20 log

$$\rightarrow f = f_1$$

gain is 3 dB down from the dc value of A_{OL} in dB.

$$\rightarrow f \gg f_1$$

gain rolls-off at the rate of -20 dB/decade .

The vge transfer function is s-domain can be written as

$$A = \frac{A_{OL}}{1 + j(f/f_1)} = \frac{A_{OL}}{1 + j(\omega/\omega_1)}$$

$$= \frac{A_{OL} \cdot \omega_1}{j\omega + \omega_1} = \frac{A_{OL} \cdot \omega_1}{s + \omega_1}$$

$$H(s) = \frac{A_{OL} \cdot \omega_1 \cdot \omega_2 \cdot \omega_3}{(s + \omega_1)(s + \omega_2)(s + \omega_3)}$$

Frequency compensation.

- External compensation.
 - dominant pole
 - pole zero
 - Miller effect


→ Internal Compensation,

Dominant - pole compensation

Assume A is the uncompensated transfer function of an open loop op-amp with three break frequencies

$$A' = \frac{A_{OL}}{(1+j\frac{f}{f_1})(1+j\frac{f}{f_2})(1+j\frac{f}{f_3})}$$

$$f_d = \frac{1}{2\pi RC}$$



pole-zero compensation

consider the same op-amp described


by open loop gain

$$A' = \frac{V_o}{V_i} = A \cdot \frac{R_2}{R_1 + R_2} \cdot \frac{1 + j\frac{f}{f_1}}{1 + j\frac{f}{f_0}}$$

$$= \frac{A_{OL}}{(1 + j\frac{f}{f_0})(1 + j\frac{f}{f_1})(1 + j\frac{f}{f_3})}$$

$$(0 < f_0 < f_1 < f_2 < f_3)$$

$$R_2 \gg R, \text{ so that } \frac{R_2}{R_1 + R_2} \approx 1.$$



Internally frequency compensation:

Broad bw may not be the only excitation required in some applications instrumentation ckt. The op-amp required is to amplify relatively slow changing signals and therefore it does not require good high frequency response in such case internally compensated op-amps are used.




Fig. Frequency response of MA71 op-amp

The 741 op-amp internally contains a capacitance of 20 pF that cuts off the sgl current at higher frequencies.

Slew rate:-

STUDENTSFOCUS.COM

The slew rate is defined as the maximum rate of change of output voltage caused by a step input voltage and it is usually specified in V/ms.

The rate at which the voltage across the capacitor v_c rises is given by

$$\frac{dv_c}{dt} = \frac{I}{C}$$

$$SR = \left. \frac{dv_c}{dt} \right|_{\max} = \frac{I_{\max}}{C}$$




Fig I/p & O/p waveform

Fig:- Voltage follower

The max. rate of change of the O/P occurs

$$SR = \left. \frac{dv_o}{dt} \right|_{\max} = \omega V_m$$


{ Slew rate = $2\pi f V_m$ V/s }

open loop op-amp configuration's

open loop is defined as there is no feedback to the input terminals. In this op-amp has ~~has~~ a very high gain.


Differential:

$$V_o = A(v_{i1} - v_{i2})$$



Inverting Amp:

Output volt is 180° out of phase with respect to input. I/p ~~is~~ sign amplifier open loop gain A .



Application:

→ wave shaping.

→ filtering step.

→ Solving mathematical operations


Closed loop Configuration:-

STUDENTSFOCUS.COM

It is defined as providing f/b from o/p & i/p directly (or) through another n/w.

F/b is divided into two type -ive f/b & +ive f/b.

Inverting amplifier:-




$$i = \frac{V_i}{R_1}$$

$$V_o = -i R_f$$

$$A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_1}$$

$$\boxed{V_o = -V_i \frac{R_f}{R_1}}$$

Non-inverting amplifier.




$$A_{CL} = \frac{V_o}{V_{in}}$$

$$\boxed{A_{CL} = 1 + \frac{R_f}{R_1}}$$

If sign f/b is out of

phase by 180° with respect to i/p it is
called as -ive f/b (or) degenerative feed back.




It has two i/p & one O/P terminal

-ive sign is called inverting i/p & +ive sign is called non-inverting i/p terminal.


Packages :-

Three popular packages available


- 1) The metal can (TO) package
- 2) The dual - in - line package (DIP)
- 3) The flat package (or) flat pack.




TO-5 style package
with straight leads.



Dual - in - line Plastic package





If $V_1 = 0$ o/p V_0 is 180° out of phase with i/p sgl V_2

If $V_2 = 0$ V_0 inphase with i/p sgl applied at V_1 .

Open loop voltage gain $A_{OL} = \infty$

input Impedance $R_i = \infty$


output impedance $R_o = 0$


Bandwidth $BW = \infty$.

Zero off Set $V_0 = 0$ when $V_1 = V_2 = 0$.

Internal circuit diagram of IC 741:-

An op-amp circuit as complex as the 24 transistors. first identify the stage which provide signal gain.





An operational amplifier generally consists of three stages.

- i) differential amplifier
- ii) additional amplifier stages to provide the required voltage gain and dc level shifting
- iii) An emitter follower or source follower o/p stage to provide current gain.

Input Stage:-

The input differential amplifier stage uses P-Channel JFET's and the three transistor active load formed. The bias current for the stage is provided by a two-transistor current source using PNP transistors.

Gain Stage:-

The second stage or the gain stage uses Darlington transistor pair formed by the transistor. It is connected as an emitter follower, providing large input resistance.

Therefore, it minimizes the loading effect ^{on} the input differential amplifier stage.

Output Stage:-

The final stage of the op-amp is a class AB Complementary push pull output stage.

The emitter follower, providing a large input resistance for minimizing the loading effects on the gain stage.

The overall voltage gain A_v of the op-amp is the product of voltage gains of each stage as given by

$$A_v = |A_d| |A_2| |A_3|.$$

$A_d \rightarrow$ gain of the differential amplifier stage.


$A_2 \rightarrow$ gain of the second gain stage.

$A_3 \rightarrow$ gain of the output stage.

Q.Balaji
8/1/12

APPLICATION OF OPERATIONAL AMPLIFIER

Sign Changer:-



An opamp with input impedance Z_1 and feed back impedance Z_f . If the impedances Z_1 and Z_f are equal in magnitude & phase then the closed loop voltage gain is -1 and I/P sig will undergo a 180° phase shift at the output. Hence such a circuit is also called phase inverter.

If two such amplifiers are connected in cascade, then the O/P from the second stage is the same as the input sig without any change of sign.

scale changer:-


If the ratio $z_f/z_i = k$ a real constant, then the closed loop gain is $-k$. and the input v_{ge} is multiplied by a factor $-k$ and the scaled o/p is available at the output. usually in such applications z_f and z_i are selected as precision registers for adding obtaining precise and scaled value of input v_{ge} .

Phase Shift Circuits:-

The phase shift circuits produce phase shifts that depend on the frequency and maintain a constant gain.

This circuit's are also called Constant - delay filters (or) All pass filters.


TWO types



Phase lag circuit.

The phase-lag circuit constructed using an op-amp connected in both inverting & non-inverting mode.

To analyze the circuit operation it is assumed that the I/p vge v_i drives a simple inverting amplifier.



The relationship b/w o/p and i/p can be expressed by


$$\frac{v_o(j\omega)}{v_i(j\omega)} = \left(\frac{1-j\omega RC}{1+j\omega RC} \right)$$

The phase angle is then given by

$$\theta = -\tan^{-1}(\omega RC) - \tan^{-1}(\omega RC)$$

$$= -2\tan^{-1}(\omega RC)$$

$$\boxed{\theta = -2\tan^{-1} f/f_0}$$



Phase lead circuit which the RC Ckt forms a high pass filter. The o/p vce is derived and expressed by

$$\frac{V_o(j\omega)}{V_i(j\omega)} = \frac{-1+j\omega RC}{1+j\omega RC}$$

It is to be noted that the numeral has a -ive real part & overall phase is given by.

$$\theta = 180^\circ - \tan^{-1}(\omega RC) - \tan^{-1}(\omega RC)$$

$$= 180^\circ - 2\tan^{-1}(\omega RC)$$

$\theta = 180^\circ - 2\tan^{-1}\left(\frac{f}{f_0}\right)$

Voltage follower:-

If $R_i = \infty$ and $R_f = 0$ in the non inverting amplifier configuration, then the amplifier acts as a unity gain amplifier (or) voltage follower.

(i)

$$A_v = 1 + \frac{R_f}{R_i} \quad (\text{or}) \quad \frac{R_f}{R_i} = A_v - 1$$

Since $\frac{R_f}{R_i} = 0$, $\therefore A_v = 1$.

The circuit consists of an op-amp and a wire connecting the o/p vge to the i/p.

(ii) The o/p vge is equal to the input vge both in magnitude & phase.

$(V_o = V_i)$




Fig. Voltage follower.

since the output voltage of this circuit follows the input voltage, the circuit is called voltage follower.

It offers very high input impedance of the order of $M\Omega$ & very low output impedance, therefore this circuit draws negligible current from the source.

Thus the voltage follower can be used as a buffer b/w a high impedance source and a low impedance load for impedance matching application.

voltage to current converter:-

One may have to convert a v/s signal to a proportional o/p current. (Photo conductance amplifier).

Two types \rightarrow soft cut possible

$V \rightarrow I$ converter

with floating load.

$V - I$ converted

with grounded load,




Fig:- V-I converter with floating load.




Fig:- V-I converter

with grounded load.

Fig. 10.10 shows an op-amp current convention in which load Z_L is floating.

V_o node 'a' is +

$$V_i = i_L R_1 \quad (I_B = 0)$$

$$i_L = \frac{V_i}{R_1}$$

That is the input voltage V_i is converted into an output current of V_i/R_1 .

Let V_1 be the voltage node 'a' writing KVL, we get:

$$i_1 + i_2 = i_L$$

$$\frac{V_i - V_1}{R} + \frac{V_o - V_1}{R} = i_L$$

$$V_i + V_o - 2V_1 = i_L R$$

$$V_1 = \frac{V_i + V_o - i_L R}{2}$$

The op-amp is used in non inverting mode

The gain of the circuit is $1 + R_2/R_1$
 $= 2$.

2. (9)

STUDENTSFOCUS.COM is

$$V_o = 2 V_i = V_i + V_o - i_L R$$

$$V_i = i_L R$$


$$i_L = \frac{V_i}{R}$$

current to voltage converter.

photocell, photodiode & photo voltaic cell give an o/p current that is proportional to an incident radiant energy or light.

The current through these devices can be converted to voltage by using a C-V converter & thereby the amount of light or radiant energy incident on the photo-devices can be measured.


-ive i/p terminal
is at virtual gnd
No current flows
through R_S and



current is flows through the feed back resistor R_f . Thus the o/p vge $V_o = -i_S R_f$.

It may be pointed out that the lowest current that this circuit can measure will depend upon the bias current I_B of the operational amplifier.

Adder:-



The following analysis is carried out assuming that the op-amp is an ideal or $A_{OL} = \infty$ and $R_i = \infty$.

input bias current is zero (assumed),

v_{ge} at node 'a' is zero. Nodal equation by KCL at node 'a' is

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \frac{V_o}{R_f} = 0$$

$$V_o = - \left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right)$$

$$R_1 = R_2 = R_3 = R_f$$

$$V_o = -(V_1 + V_2 + V_3)$$


$$R_1 = R_2 = R_3 = 3R_f$$

$$V_o = - \left(\frac{V_1 + V_2 + V_3}{3} \right)$$

To find R_{comp} make all $V_i = 0$ $V_1 = V_2 = V_3 = 0$

So the effective i/p resistance $R_i = R_1 \parallel R_2 \parallel R_3$

Therefore $R_{\text{comp}} = R_i \parallel R_f = R_1 \parallel R_2 \parallel R_3 \parallel R_f$.



The following analyze the operation of the circuit assume that all resistors are of equal value R

$$\text{i.e.) } R_1 = R_2 = R_3 = R_f = R.$$

Output voltage is given by

$$V_{o1} = \frac{V_1}{2} \left(1 + \frac{R}{R} \right) = V_1$$

III^{by} the O/P V_{o2} due to V_2 alone (with V_1 Gnded) can be written simply for an inverting amplifier as

$$V_{o2} = -V_2$$

Thus the O/P voltage V_o due to both the inputs can be written as

$$V_o = V_{o1} + V_{o2}$$

$$\boxed{V_o = V_1 - V_2}$$

Instrumentation amplifier.

High gain accuracy, high CMRR.

High gain stability with low temperature

co-efficient, low dc offset, low o/p impedance

The o/p vge v_o is given by

$$v_o = -\frac{R_2}{R_1} v_2 + \frac{1}{1 + (R_3/R_4)} v_1 \left(1 + \frac{R_2}{R_1} \right)$$

Therefore

$$v_o = -\frac{R_2}{R_1} \left(v_2 - \frac{(1 + R_1/R_2) v_1}{1 + (R_3/R_4)} \right)$$

If $\frac{R_1}{R_2} = \frac{R_3}{R_4}$ then $v_o = \frac{R_2}{R_1} (v_1 - v_2)$

(i.e.) the o/p vge v_o is difference


of the two input voltage with the
voltage at the non-inverting terminal

Op-amp A_3 is

$$\frac{R_2 v_1}{R_1 + R_2}$$

By using superposition theorem

$$v_o = -\frac{R_2}{R_1} v_1 + \left(1 + \frac{R_2}{R_1} \right) \left(\frac{R_2 v_2}{R_1 + R_2} \right)$$



$$v_0 = \frac{R_2}{R_1} (v_1' - v_2')$$

since there is no current entering the op-amp the current $I = \frac{v_1 - v_2}{R_p}$, which flows through the resistor R' .

$$v_1' = R I + v_1$$

$$v_1' = \frac{R'}{R} (v_1 - v_2) + v_1$$

$$v_2' = -R' I + v_2$$

$$v_2' = -\frac{R'}{R} (v_1 - v_2 + v_2)$$

STUDENTSFOCUS.COM
 v_1 & v_2 value sub in $V_o = \frac{R_2}{R_1} (v_1 - v_2)$

$$\therefore V_o = \frac{R_2}{R_1} \left[\left(\frac{2R'}{R} (v_1 - v_2) \right) + (v_1 - v_2) \right]$$


$$V_o = \frac{R_2}{R_1} \left(1 + \frac{2R'}{R} \right) (v_1 - v_2).$$

The bridge is initially balanced by a dc supply voltage V_{dc} so that ($v_1 = v_2$)
As the physical quantity changes
the resistance R_T of the transducers also
changes causing an unbalance in the
bridge ($v_1 \neq v_2$)

- Application \rightarrow temperature indicator
 \rightarrow temperature controller
 \rightarrow light-intensity meter.

A circuit in which the output waveform is the time integral of the input voltage waveform is called integrator.

Integrator produces a summing action over a required time interval & the circuit is based on the general parallel-inverting voltage feedback model.



The nodal eqn at node "a" is given by

$$\frac{V_i}{R_1} + C_F \frac{dV_o}{dt} = 0$$

$$\frac{dV_o}{dt} = -\frac{1}{R_1 C_F} V_i$$

Sing on both sides.

$$\int_0^t dV_o = -\frac{1}{R_1 C_F} \int_0^t V_i dt$$

$$v_o(t) = -\frac{1}{R_1 C_F} \int_0^t v_i(t) dt + v_o(0)$$

where $v_o(0)$ is the initial O/P vge
A resistance $R_{comp} = R_1$ is usually
connected to the (+) input terminal to
minimize the effect of i/p bias current.

The operation of the integrator can also
be studied in the frequency domain
In phasor notation

$$V_o(s) = -\frac{1}{s R_1 C_F} V_i(s)$$

Steady state $s = j\omega$

$$V_o(j\omega) = -\frac{1}{j\omega R_1 C_F} V_i(j\omega)$$

The magnitude of the gain (or) integrator
transfer function


$$|A| = \left| \frac{V_o(j\omega)}{V_i(j\omega)} \right| = \left| -\frac{1}{j\omega R_1 C_F} \right|$$

$|A| = \frac{1}{\omega R_1 C_F}$

Differentiator:-

The differentiator can perform the mathematical operation of differentiation i.e.) the output voltage is the differentiation of the input voltage.

The ideal differentiator may be constructed from a basic inverting amplifier shown in figure.



The expression for the output voltage can be obtained from KCL

$$i_C = i_B + i_f$$

Since $I_D = 0$

$$i_C = i_f$$

$$C_1 \cdot \frac{d}{dt} (V_i - V_a) = \frac{V_a - V_o}{R_f}$$

But $V_a = V_b$ since A is very large

Therefore

$$C_1 \cdot \frac{dv_i}{dt} = -\frac{v_o}{R_f}$$

$$(or) v_o = -R_f C_1 \frac{dv_i}{dt}$$

Thus the output v_o is equal to the $R_f C_1$ times the i.v.e instantaneous rate of change of the input voltage v_i with time. A differentiator performs the reverse of the integrator's functions.

The upper cut-off frequency is given by

$$f_a = \frac{1}{2\pi R_f C_1}$$

At $f = f_a$, $|A| = 1$ (i.e) 0dB and the gain increases at a rate of +20 dB/dec

Thus at high frequencies, a differentiator may become unstable & break into oscillation

Log amplifier:-

log amplifier a grounded base transistor is placed in the feedback circuit. since the collector is held at virtual ground and the base is also grounded. the transistor v_{BE} - I_C relationship become that of a diode and is given by

$$I_E = I_S (e^{qV_{BE}/kT} - 1)$$

$$I_C = I_E$$

$$I_C = I_S (e^{qV_{BE}/kT} - 1)$$

$$\frac{I_C}{I_S} = (e^{qV_{BE}/kT} - 1)$$

$$e^{qV_{BE}/kT} = \frac{I_C}{I_S} + 1 = \frac{I_C}{I_S}$$

(as $I_S = 10^{-13} A$, $I_C \gg I_S$)

The base to emitter voltage of transistors Q_1 and Q_2 can be

written as

$$V_{Q1(B-E)} = \frac{kT}{q} \ln \left(\frac{V_O}{R_1 I_S} \right)$$

$$V_{Q2(B-E)} = \frac{kT}{q} \ln \left(\frac{V_{ref}}{R_1 I_S} \right)$$

since the base of Q₁ is tied to ground

we get

$$V_A = -V_{\alpha 1 B-E}$$

$$= -\frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

The base voltage V_B of Q₂ is

$$V_B = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) V_i$$

The voltage at the emitter of Q₂ is

$$V_{Q2 B-E} = V_B + V_{Q2 E-B}$$

(or)

$$V_{Q2 B-E} = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) V_i - \frac{kT}{q} \ln \left(\frac{V_{ref}}{R_1 I_S} \right)$$

But the emitter voltage of Q₂ is V_A,

then

$$V_A = V_{Q2 B-E}$$

$$-\frac{kT}{q} \ln \frac{V_o}{R_1 I_S} = \frac{R_{TC}}{R_2 + R_{TC}} V_i - \frac{kT}{q} \ln \frac{V_{ref}}{R_1 I_S}$$

Take log on both sides

$$V_E = \frac{kT}{q} \ln \left(\frac{I_C}{I_S} \right)$$




Fig. Fundamental log-amp circuit.

$$I_C = \frac{V_i}{R_1}$$

$$V_E = -V_o$$

$$\text{So } V_o = -\frac{kT}{q} \ln \left(\frac{V_i}{R_1 I_S} \right)$$

$$\frac{kT}{q} \ln \left(\frac{V_i}{V_{ref}} \right)$$

where $V_{ref} = R_1 I_S$.

The output voltage is thus proportional to the logarithm of input voltage.

Antilog amplifier:-

STUDENTSFOCUS.COM

The circuit is shown in the figure. The input v_i for the antilog amplifier is fed into the temperature compensating voltage divider R_2 and R_{TC} .

$$V_{Q1\text{B-E}} = \frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

$$V_{Q2\text{B-E}} = \frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

The base of Q_1 is tied to ground.

$$V_A = V_{Q1\text{B-E}} = -\frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

The base voltage v_B of Q_2 is

$$v_B = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i$$

The voltage at the emitter of Q_2 is

$$V_{Q2\text{B-E}} = v_B + V_{Q2\text{E-B}}$$

$$V_{Q2\text{B-E}} = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i - \frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

But the emitter voltage of Q_2 is V_A

$$V_A = V_{Q2\text{B-E}}$$

$$-\frac{kT}{q} \ln \frac{V_o}{R_1 I_S} = \frac{R_{TC}}{R_2 + R_{TC}} v_i - \frac{kT}{q} \ln \frac{V_{Q2\text{B-E}}}{R_1 I_S}$$

$$\text{STUDENTSFOCUS.COM} = \frac{R_{TC}}{R_2 + R_{TC}} \left(-\frac{kT}{q} \left(\ln \frac{V_o}{R_1 I_S} - \ln \frac{V_{ref}}{R_1 I_S} \right) \right).$$

2. (23)




Fig:- Anti log amplifier.

$$-\frac{q}{kT} \frac{R_{TC}}{R_2 + R_{TC}} v_i = \ln \left(\frac{V_o}{V_{ref}} \right)$$

log on both sides.

$$-0.4343 \left(\frac{q}{kT} \right) \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i = 0.4343 \times \ln \left(\frac{V_o}{V_{ref}} \right)$$

$$-k' v_i = \log_{10} \left(\frac{V_o}{V_{ref}} \right)$$

$$\frac{V_o}{V_{ref}} = 10^{-k' v_i}$$

$$V_o = V_{ref} (10^{-k' v_i})$$

$$k' = 0.4343 \left(\frac{q}{kT} \right) \left(\frac{R_{TC}}{R_2 + R_{TC}} \right)$$

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input.

Two types of Comparator





Fig. Non-inverting Comparator

A fixed reference voltage V_{ref} is applied to the +ve input & a time varying sigl v_i is applied to the -ve input.

The o/p voltage is at $-V_{sat}$ for $v_i < V_{ref}$
and goes to $+V_{sat}$ for $v_i > V_{ref}$.

Inverting comparator in which the reference voltage V_{ref} is applied to the +ve input and v_i is applied to -ve input.

Output voltage levels independent of power supply voltages can also be obtained by using a resistor R and two back to back zener diodes at the output of op-amp.




Fig. inverting Comparator.




Fig 1:- Inverting Comparator output waveform.

The value of resistance R is chosen so that the zener diodes operate at the recommended current. It can be seen that the limiting voltages of V_o are $(V_{Z1} + V_D)$ & $-(V_{Z2} + V_D)$.

Where $V_D(=0.7V)$ is diod forward ~~voltage~~ voltage.

If OpAmp the internally compensated Op-amp is used as comparator, the primary limitation is the Slew rate.

Application:

- zero crossing detector.
- window detector.
- Time marker generator
- phase meter.

Schmitt Trigger:-

If +ive feedback is added to the comparator circuit, gain can be fed greatly, the transfer curve of comparator becomes more close to ideal curve. If the loop gain $-A_{OL}$ is adjusted to unity, this also gives an op waveform virtually continuous at the comparison vge. This circuit, however, now exhibits a phenomenon called hysteresis.

The circuit is also known as Schmitt trigger. The input vge is applied to the -ive input terminal and S/b vge to the +ive i/p terminal. The o/p $v_o = +v_{sat}$. The voltage (+) input terminal can be obtained by using super position.

$$V_{UT} = \frac{V_{ref} R_1}{R_1 + R_2} + \frac{R_2 V_{sat}}{R_1 + R_2}$$

V_{UT} - upper threshold vge.

$$V_{LT} = \frac{V_{ref} R_1}{R_1 + R_2} - \frac{R_2 V_{sat}}{R_1 + R_2}$$

V_{LT} - lower threshold vge.




Fig. inverting Schmitt trigger

$V_{LT} < V_{UT}$ and the difference b/w these two voltages is the hysteresis width V_H and can be written as

$$V_H = V_{UT} - V_{LT} = \frac{2R_2 V_{sat}}{R_1 + R_2}$$

Because of the hysteresis, the circuit triggers at a higher V_{ge} for increasing signal than for decreasing one. Further note that if peak-to-peak input sigl V_i were smaller than the V_H then the Schmitt trigger circuit.




Fig. Transfer characteristics




Fig:- Schmitt trigger used as Square.

The hysteresis width V_H is independent of V_{ref} . The resistor R_3 in the figure is chosen equal to $R_1||R_2$ to compensate for the input bias current. A non-inverting Schmitt trigger obtained if V_u and V_{ref} are interchanged. The most important application of Schmitt trigger circuit is to convert a very slowly varying input V_{in} into a square wave output.

$$V_{U1} = -V_{L1} = \frac{R_2 V_{sat}}{R_1 + R_2}$$

Precision Rectifier :-

STUDENTSFOCUS.COM

The major limitation of ordinary diode is that it cannot rectify voltages below V_D ($\approx 0.6V$), the cut-in voltage of the diode.

Precision diod is capable of rectifying input sigls of the order of millivolt.

Half wave rectifier.

Full wave rectifier.





Fig:- Precision Rectifier i/p & o/p waveform.

Half wave rectifier :-




An inverting amplifier can be converted into an ideal half-wave rectifier by adding two diodes. When v_i is +ve, diode D_1 conduct causing v_{oA} to go to -ive by one diode drop (approx. 0.6V). Hence diode D_2 is reverse biased. The output voltage v_o is zero. because for all practical purpose no current flows through R_f and input current flows through D_1 .

Full wave rectifier:-

A full-wave rectifier or absolute value circuit shown in figure.

$v_i > 0$, diode D_1 is on and D_2 is off. Both the op-amps A_1 and A_2 act as inverters as shown in equivalent circuit. It can $v_o = v_i$



for -ive input (ii) $v_i < 0$


STUDENTSFOCUS.COM
off and D_2 is on. The equivalent circuit
is shown in figure. Let the output v_o
of op-amp A_1 be v . Since the differential
input to A_2 KCL at node 'a' gives

$$\frac{v_i}{R} + \frac{v}{2R} + \frac{v}{R} = 0$$


$$v = -\frac{2}{3} v_i$$

The output v_o is

$$v_o = \left(1 + \frac{R}{2R}\right) \left(-\frac{2}{3} v_i\right) = v_i$$



peak detector:-



STUDENTSFOCUS.COM of a peak detector is to 2. (33)
compute the peak value of the input.

The circuit follows the voltage peaks of a signal & stores the highest value on a capacitor

If a higher peak signal value comes along this new value is stored.

The highest peak value is stored until the capacitor is discharged.

The circuit can be reset that is capacitor voltage can be made zero by connecting a low leakage MOSFET switch across the capacitor.

The circuit can be modified to hold the lowest or most negative value of a signal by reversing the diode. Peak detectors find application in test & measurement instrumentation as well as amplitude modulation.






Fig. output v_o corresponding to arbitrary input v_i




A precision diode may also be used to clip-off a certain portion of the input signal to obtain a desired o/p waveform.

The clipping level is determined by the reference voltage V_{ref} and could be obtained from the five supply V_{ge} . The o/p V_o for $V_i > V_{ref}$ is clipped off.

$V_i < V_{ref}$ i/p V_{ge} diode D conducts. The op-amp works as a V_{ge} follower & o/p V_o follows i/p V_i till $V_i \leq V_{ref}$.

The -ive Clipper clips off the -ive part of the i/p sigl below the ref voltage.





The Clamper is also known as dc inserter or restorer. The circuit is used to add a desired dc level to the Op v_o. If the Clamped dc level is +ve. it is called +ive Clamper. If the clamped dc level is -ive the Clamper is negative clamper.

The AC i/p sig $v_i = V_m \sin \omega t$ applied at the -ive i/p terminal. During the -ive half cycle of v_i diode D conducts. The capacitor C_1 charges through diod D to the -ive peak v_o V_m .

The resistor R is used for protecting the op-amp against excessive discharge currents from capacitor especially when no dc supply voltages are switched off.

Lowpass - High pass - Bandpass filter.

Lowpass filter:-



Active filters may be of different orders & types. A first order filter consists of a single RC network connected to the (+) input terminal of a non-inverting op-amp amplifier.

The voltage v_i across the capacitor 'C' in the S-domain is

$$v_i(s) = \frac{1}{R + \frac{1}{sC}} v_i(s)$$

$$\frac{v_i(s)}{v_i(s)} = \frac{1}{RCs + 1}$$

The closed loop gain A_0 of the op-amp

$$A_0 = \frac{V_o(s)}{V_i(s)} = \left(1 + \frac{R_f}{R_i} \right)$$

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{V_o(s)}{V_i(s)} \cdot \frac{V_r(s)}{V_f(s)}$$

$$= \frac{A_0}{RCs + 1}$$

$\omega_p = \frac{1}{RC}$

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{A_0}{\frac{s}{\omega_h} + 1} = \frac{A_0 \omega_h}{s + \omega_h}$$

$$H(j\omega) = \frac{A_0}{1 + j\omega R_C} = \frac{A}{1 + j(f/f_h)}$$

put $s = j\omega$

$$f_h = \frac{1}{2\pi R_C} \quad \text{&} \quad f = \frac{\omega}{2\pi}$$

At very low frequency $f \ll f_h$

$$|H(j\omega)| = A_0 \quad \cancel{\text{for } s=0}$$


$$\boxed{f=f_h} \Rightarrow |H(j\omega)| = \frac{A_0}{\sqrt{2}} = 0.707 A_0$$

At very high frequency $f \gg f_h$

$$|H(j\omega)| \ll A_0 = 0.$$

High pass Active filter:

High pass filter is the complement of the low pass filter & can be obtained simply by interchanging R & C in the low pass configuration



$$Y_1 = Y_2 = sC$$

$$Y_3 = Y_4 = G = \frac{1}{R}$$

$$\text{Transfer function } H(s) = \frac{A_0 s^2}{s^2 + (3 - A_0) \omega_L s + \omega_L^2}$$

$$\omega_L = \frac{1}{RC}$$

STUDENTSFOCUS.COM

$$H(s) = \frac{A_0}{1 + \frac{\omega_L}{s} (3 - A_0) + \left(\frac{\omega_L}{s}\right)^2}$$

for $\omega = 0$ we get $H = 0$ & $\omega = \omega_L$

$$f_L = f_{3dB} = \frac{1}{2\pi R C}$$

putting $s = j\omega$. $3 - A_0 = Q = 1.414$.

$$|H(j\omega)| = \left| \frac{V_o}{V_i} \right| = \frac{A_0}{\sqrt{1 + \left(\frac{f_L}{f}\right)^2}}$$

$$\left| \frac{H(j\omega)}{A_0} \right| = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^2}}$$

As in the case of low pass filter, the generalized expression for n th order maximally flat Butterworth ($Q = 1.414$)

$$\left| \frac{H(j\omega)}{A_0} \right| = \frac{1}{\sqrt{1 + \left(\frac{f_L}{f}\right)^{2n}}}$$

Band pass filter.

classified into narrow band ($Q > 10$)

& wide band pass filter ($Q < 10$) as per the figure of merit (or) quality factor

The following relationship

$$Q = \frac{f_0}{B\omega} = \frac{f_0}{f_h - f_L}$$

$$f_0 = \sqrt{f_h f_L}$$

f_h - upper cut off frequency

f_L - lower cut off frequency

f_0 - central frequency

Q.Balaji ✓

3.1

unit-III

Analog multipliers & PLL

Analog multiplier using Emitter Coupled transistors

Part 1

- * A basic multiplier Schematic symbol
- Shown in figure. Two signals inputs (v_x & v_y) are provided.
- * The output v_o is the product of the two i/p's divided by a reference voltage v_{ref} .
- * Thus v_o is scaled version of x & y inputs.
- The o/p voltage is given by


$$v_o = \frac{v_x v_y}{v_{ref}}$$


Sub $v_{ref} = 10$ volts,

$$\therefore v_o = \frac{v_x v_y}{10}$$

As long as

$$v_x < v_{ref}$$





* The restricts log-antilog amplifier to one quadrant operation.

* A technique that provides for quadrant multiplication is transconductance multipliers.

* Some of multipliers IC chips available are AD 538, AD 534,

AD 633.




Fig: Analog multiplier using emitter
coupled transistor pair

* It can be easily constructed using a load connected differential amplifier. it produces an output depends of the transistor transconductance on the emitter current bias.

* It is also known as transconductance multiplier.

$$V_o = g_m V_i R_1$$

* Transconductance of transistor g_m is directly proportional to the emitter current and Inversely proportional to the thermal voltage V_T .

$$g_m = \frac{I_E}{V_T}$$

Then input voltage $V_2 = I_E R_2$
(when $R_2 I_E \gg V_{BE}$)

The output can be expressed as


$$V_o = g_m V_i R_1$$

$$= \frac{I_E}{V_T} V_i R_1$$

$$= \frac{R_1}{R_2 V_T} V_i V_2$$

$$V_o = k V_i V_2$$

$k = \frac{R_1}{R_2 V_T}$ Factor of multiplier.



The devices are symmetrically cross coupled & the current I_E is constant, the large common mode shift at the output gets eliminated.

$$\begin{array}{l} I_1 + I_2 = I_5 \rightarrow 1 \\ I_3 + I_4 = I_6 \rightarrow 2 \\ I_5 + I_6 = I_E \rightarrow 3 \end{array}$$

Assume $|V_1| \ll V_1$, the current unbalance in the differential pairs can be expressed as

$$I_1 - I_2 = (g_m)_{12} V_1 \rightarrow 4$$

$$I_3 - I_4 = (g_m)_{34} V_1 \rightarrow 5$$

where $(g_m)_{12}$ - variable transconductance of the transistor pairs $(Q_1, -Q_2)$

$(g_m)_{34}$ - variable transconductance of the transistor pairs $(Q_3, -Q_4)$

$$\begin{array}{l} (g_m)_{12} = \frac{I_5}{V_T} \rightarrow 6 \\ (g_m)_{34} = \frac{I_6}{V_T} \rightarrow 7 \end{array}$$

The total differential o/p vge V_o

$$V_o = R_L [(I_1 - I_2) - (I_3 - I_4)] \quad \leftarrow$$

sub eqn ④ & ⑤ in ⑧

$$V_o = R_L [(g_m)_{12} V_1 - (g_m)_{34} V_1]$$

$$= R_L V_1 \left[(g_m)_{12} - (g_m)_{34} \right]$$

$$= R_L V_1 \left[\frac{I_5}{V_T} - \frac{I_6}{V_T} \right]$$

$$V_o = R_L V_1 \left[\frac{I_5 - I_6}{V_T} \right] \rightarrow ⑨$$

If the emitter series resistance

R_E is chosen sufficiently high

$$R_E I_5 \gg V_T$$

$$R_E I_b \gg V_T$$

$$\text{then } (I_5 - I_6) = \frac{V_2}{R_E} \rightarrow ⑩$$

Sub ⑩ in ⑨

$$V_o = \frac{R_L V_1}{V_T} \left(\frac{V_2}{R_E} \right)$$

(39)

$$V_o = \frac{R_L}{R_E} \frac{V_1 V_2}{V_T}$$

$$\boxed{V_o = k V_1 V_2}$$

where $k = \frac{R_L}{R_E V_T}$ scale factor

Thus the output is proportional to the product of the two input voltage.

Advantage :-

- * All the transistors are well matched
- * The h_{fe} for the transistor is very high. (i.e.) h_{fe} $\gg 1$.

Limitation

- * The input v_i should be small (< v_T) hence the input v_i cannot be more than several mV.

* Thus the circuit functions as a balanced modulator and can be used in a linear multiplier.

variable transconductance technique!

The differential amplifier is the main part of the variable transconductance technique.

It uses the principle of the dependence of the transistor transconductance on the emitter current bias.




Fig:- One quadrant variable

transconductance multipli

(3-11)

Differential amplifier is formed by
transistor Q_1 & Q_2 for very small values
of differential input voltage v_1 , v_2 , v_{CC}

under this condition

$$v_o = g_m R_L v_1$$

g_m - transconductance.

$g_m = I_E / V_T$ the transconductance g_m
depends on emitter current I_E which
can be controlled by applying second
voltage v_2 to the transistor Q_2

If $R_E \gg r_{\text{EBL}}$ then

$$v_2 = I_E R_E$$

The overall voltage transfer
expression can be written as

$$v_o = \frac{I_E}{V_T} R_L v_1$$

$$v_o = \left(\frac{v_2}{R_E V_T} \right) R_L v_1$$

$$V_o = \left(\frac{R_L}{R_E V_T} \right) \cdot V_1 V_2$$

$$V_o = k V_1 V_2$$

where $k = \frac{R_L}{R_E V_T}$ Scale factor.

Thus the o/p is proportional to the product of the two i/p rges.

limitation :-

* The Scale factor k is temperature dependent.

* The total current I_E varies as a function of Voltage V_2

* The large common mode voltage swing in the circuit which is high objectionable. If a single ended o/p (or) d-c coupling is required.

Analog multiplier Its & their applications:-

i) AD 533 as multiplier:-




Fig. Multiplier

* The multiplier operation is possible by closing the loop around the internal Op-amp with the z input connected to the output.

* The X_0 null pot balanced the X/i/p channel to minimize Y feed through and the Y_0 null pot balances the Y input to minimize X feed through.

* The Z_0 pot compensates the O/P OP-ov offset voltage. The gain pot set the full scale o/p level.

* Output is given by

$$V_o = \frac{XY}{10}$$

AD 533 as square:-

* The squarer is a special case multiplier operation where both the if X & Y are connected together and two quadrant operation result.

* The O/P is always +ve, when X & Y input are connected together then combined offset which is algebra sum of the individual offsets result.

* This can be nulled using the Z_0 pot alone. The O/P is given as

$$V_o = \frac{XY}{10} = \frac{X^2}{10}$$

3-15

AD533 as Divider:-

* The divide mode utilises the multipliers in a feed back configuration where the Y input controls the feed back factor.

* with x full scale, the gain v_o/v_x becomes unity after trimming.

* Reducing the x input reduces the feedback around the op-amp by a like amount, thereby increasing the gain.

* The reciprocal relationship forms the basis of the divide mode.

* The output is given by

$$V_o = \frac{10Z}{X}$$

AD 533 as Square Rooter:-

* AD 533 mode is also a feedback configuration. Both x and y inputs are ~~tied~~ tied to the op-amp output through an external diode to prevent latch up.

* Accuracy, noise and the frequency response are proportional to the which implies a wider usable dynamic range than the divide mode.

AD 534 as Divider

* AD 534 provides the differential operation on both numerator & denominator. This allows the ratio of two floating variables to be generated.




Fig:- Divider AD534.

* Flexibility is possible from access to high impedance summing j/p to Y_1 . The band may

without additional trimming, the accuracy of AD534 is sufficient to maintain a 1% error over low to 1V denominator range.

- * the overall gain can be introduced by inserting a simple attenuator between the output and $\frac{1}{A}$ terminal.

- * The output of the AD534 as a divider circuit is

$$V_o = \frac{10(z_2 - z_1)}{(z_1 + z_2)} + x_1$$

AD534 as Square Rooter

- * The diode prevents a latching condition which can occur if the input monotonically changes the polarity the O/P is five.

- * since the sig i/p is differential, all the combination of i/p & o/p polarities can be realized but operation is restricted to the one quadrant associated with each combination of inputs.

- * The output of the circuit is given as

$$V_o = \sqrt{10(z_2 - z_1) + x_2}$$

operation of the Basic PLL

* The phase locked loop (PLL) is an important building block of linear S/n electronic PLL came in 1930s when it was used for radar synchronisation and combination applications.

The basic block schematic of the PLL system consists of

1. Phase detector / comparator

2. Low pass filter

3. error amplifier

4. voltage controlled oscillator




Fig: Block schematic of the PLL

* The VCO is a free running multivibrator & operates at a set of frequency called free running frequency.

(3.19)

* f_o can be shifted to either side by applying a dc vce. As freq deviation is directly proportional to the DC control vce. It is called **Voltage Controlled Oscillator**.

* If an i/p sigl v_s of frequency f_s is applied to the PLL, the phase detector compares the phase & frequency of the incoming sigl to that of the o/p v_o of the VCO.

* The phase detector is basically a multiplier & produces the sum $f_s + f_o$ and difference $f_s - f_o$ components at its output.

* The high frequency component $f_s + f_o$ is removed by the low pass filter and the difference frequency component is amplified and then applied as control vce v_c to VCO.

* The VCO continues to change frequency till its o/p frequency is exactly the same as the i/p sigl frequency. This circuit is said to be **Locked**.

* Once locked, PLL tracks the frequency changes of the i/p sigl. Thus a PLL goes through three stages.

- i) free running
- ii) Capture
- iii) locked or tracking.

Important definition related to PLL:-

Lock-in Range:-


* Once the PLL is locked, it can track frequency changes in the incoming signal over a range of frequencies over which the PLL can maintain lock with the incoming signal is called the Lock-in Range (or) Tracking Range.

Capture Range:-

* The range of frequencies over which the PLL can acquire lock with an i/p signal is called the capture range. This parameter is also expressed as percentage of lock.

Pull-in Time:-

* The total time taken by the PLL to establish lock is called pull-in time.



* An integration takes place within PLL. This integration is represented by VS block.

* The relation b/w the VCO $\theta(p)$ & w_o and v_f is given by,

$$w_o(t) = k_v + k_o v_f(t)$$

* The close loop transfer function of PLL is given by

$$\frac{v_f}{\theta_s} = \frac{k_q F(s) A}{1 + k_q F(s) A \cdot \frac{k_v}{s}}$$

$$\frac{v_f}{\theta_s} \cdot \frac{1}{s} = \frac{k_q F(s) A}{s + k_q F(s) A k_v}$$

$$\frac{v_f}{w_s} = \frac{k_q F(s) A}{s + k_q F(s) A k_v}$$

If loop-filter is not used ($\therefore \frac{v_f}{w_s}$)
 $F(s) = 1$

$$\frac{v_f}{w_s} = \frac{k_q A}{s + k_q k_v A}$$

$$\frac{v_f}{w_s} = \left(\frac{k_L}{s + k_L} \right) \frac{1}{k_v}$$

k_L - is known as loop Bandwidth

3.23

Voltage Controlled oscillator (VCO) - IC566

The frequency deviation is directly proportional to the dc control v_{ge} and hence it is called a **Voltage controlled oscillator**.

The VCO generates an output frequency that is directly proportional to the input v_g .

The VCO is an oscillator circuit in which the frequency of oscillations can be controlled by an externally applied voltage.

The ~~f~~ VCO provides the linear relationship b/w the applied v_{ge} & the oscillation frequency. Applied v_{ge} is called **Control voltage**.



Fig. Pin Configuration of VCO

The total voltage on the capacitor

$$= v_{ge} + v_{ce} = 0.5 \text{ V.}$$

The $\Delta V = 0.25 V_C$. The capacitor charges with a constant current source

$$\frac{\Delta V}{\Delta t} = \frac{i}{C_T}$$

$$\Delta V = 0.25 V_{CC}$$

$$\frac{0.25 V_{CC}}{\Delta t} = \frac{i}{C_T} =$$

$$\Rightarrow \Delta t = \frac{0.25 V_{CC} C_T}{i}$$

The time period of the triangular waveform = Δt . The frequency of oscillator is

$$f_0 = \frac{1}{\Delta t} \Rightarrow f_0 = \frac{1}{2 \Delta t}$$

$$f_0 = \frac{1}{2 \left(\frac{0.25 V_{CC} C_T}{i} \right)}$$

$$f_0 = \frac{i}{0.5 V_{CC} C_T} \quad \text{But } i = \frac{V_C}{R_T}$$

where V_C is the voltage across

$$f_0 = \frac{[(V_{CC} - V_C)/R_T]}{0.5 V_{CC} C_T}$$

$$f_0 = \frac{2[V_{CC} - V_C]}{R_T C_T}$$




Fig. Block diagram voltage controlled oscillator.

The voltage V_C can be varied by connecting a R_1, R_2 in the above circuit. The component R_t & C_t are first selected so that VCO O/P frequency lies in the centre of the operating frequency range.

A parameter of importance for VCO is voltage to frequency conversion factor.

k_v is defined as

$$k_v = \frac{\Delta f_o}{\Delta V_C}$$

ΔV_C - is the modulation vge.

Δf_o - is the produced frequency shift for a VCO.

If we assume the original frequency f_0 & the new frequency is f_1 . Then

$$\Delta f_1 = f_1 - f_0$$

$$= \frac{2(V_{CC} - V_C + \Delta V_C)}{C_T R_T + V_{CC}} - \frac{2(V_{CC} - V_C)}{R_T C_T V_C}$$

$$\Delta f_0 = \frac{2\Delta V_C}{R_T C_T + V_{CC}}$$

$$\Delta V_C = \frac{\Delta f_0 R_T + V_{CC}}{2}$$

Putting value of $R_T C_T$ from f_0

$$\Delta V_C = \frac{f_0 V_{CC}}{2(4f_0)}$$

$$f_0 = \frac{1}{4R_T C_T}$$

$$\Delta V_C = \frac{\Delta f_0 V_{CC}}{8f_0} \quad : R_T C_T = \frac{1}{4f_0}$$

from the definition of voltage to frequency conversion factor k_V is

$$k_V = \frac{\Delta f_0}{\Delta V_C}$$

sub the value of $\frac{\Delta f_0}{\Delta V_C}$ in the ΔV_C

$$\therefore k_V = \frac{8f_0}{V_{CC}}$$

Monolithic PLL IC 565

3.27

Importance monolithic PLLs are SE/NE 1560 series introduced by signetics and LM560 Series by National Semiconductor.

The SE/NE 560, 561, 562, 564, 565 & 567 mainly differ in operating frequency range, power supply requirement, frequency & bandwidth adjustment ranges. But 565 is the most commonly used PLL.

565 is available as a 14-pin DIP package & 10-pin metal can package.




Fig. PIN diagram.

A value b/w $3k\Omega$ & $20k\Omega$ is recommended for $R_o = 100 \Omega$.

adjusted with $R_T + C_T$ to be at the center of the i/p frequency range

The output frequency of the vco (i/p)

can be written as

$$f_0 = \frac{0.25}{R_T C_T} \text{ Hz.}$$

where R_T - external Resistor.

C_T - Capacitor connected bypassing the Pin 8.




Fig : NE/SE 565 PLL block diagram.

Important Electrical parameters of 565 PLL (3/29)

1. operating frequency range - 0.001Hz to 500kHz
2. operating voltage range - $\pm 6V$ to $\pm 12V$
3. input level - 10mV rms min to 3Vpp max
4. input impedance - $10\text{ k}\Omega$ typical
5. output sine current - 1 mA typical
6. triangle wave amplitude - 2.4 Vpp at $\pm 6V$ supply vge
7. Square wave amplitude - 5.4 Vpp at $\pm 6V$ supply vge
8. Bandwidth adjustment range - $\pm 1%$ to $\pm 60\%$.

phase locked loop internally broken by

the VCO ifp & phase comparator $\approx 1/\mu$

A short circuit b/w pins 4 & 5 connects the VCO output to the phase comparator & to compare with $1/\mu$ Sgl fo

A capacitor C is connected b/w pin 7 & pin 10 (gnd/supply terminal) to make a low pass filter with the internal resistance.

The conversion ratio of the phase detector

of 565 opamp PLL as

$$K\varphi = \frac{1.4}{\pi}$$

Application of PLL

AM Detection:-




Fig. Block diagram of AM detection.

Working PLL

* The block diagram of PLL connected AM detector is shown in figure that is to demodulate AM signal.

* AM input is applied to PLL it provides a carrier o/p with a same frequency to locked to the carrier frequency of the incoming signal.

* A PLL always provides an output with 90° phase of an incoming signal.

* The multiplier accepts one input from the output of PLL & another I/P is connected directly from an AM i/p sig through the 90° phase shifter.

(2-3)

90° phase shifter is used to compensate the AM i/p sigl with the phase of PLL o/p.

Both the sum & difference signals are produced by a multiplier to the low pass filter.

After filtering low pass filter leaves the demodulated sigl to the o/p terminal of AM detector.

Advantage :-

A high Selectivity and the noise immunity which is not supported by conventional AM detector.

FM detection:-




Fig:- Block diagram of FM detection using PLL.

- * FM detector is used to modulate FM signal.
- * The three major blocks of the detector are phase detector, low pass filter, and VCO.
- * most PLLs are having phase detector and VCO on a chip and external terminals are provided to make a low pass filter.
- * An FM input signal is applied as a one input to the phase detector.
- * Another input is connected with the output of VCO usually VCO provides 90° phase difference for its IP.
- * The phase detector utilizes two IP's with same frequency and 90° phase difference.
- * Now it responds zero error voltage to the output terminal that is the loop locked in an equilibrium state.
- * Thus an error is reduced and the loop gets locked in an equilibrium state.
- * However the loop error can be reduced significant level to produce a modulating signal.
- * usually the PLL connected FM detector is used in noise modulation process.

3.32

FSK modulation & Demodulation.

FSK modulation:-

* FSK is a type of binary data transmission techniques that is widely used in radio teletype as a subcarrier tones, computer peripherals and communication fields.



Fig.: FSK modulator.

* In the FSK the above mentioned frequencies gives the total frequency deviation 200Hz and the center frequency of 1170Hz.

For the PLL the lock range is

$$\Delta f_L = \frac{1}{2\pi f} \frac{\Delta f_{loc}}{\Delta t}$$

where f is the break frequency of Low pass filter.

The capture range is

$$\Delta f_{cap} = \sqrt{f \times \Delta f_L}$$

* Normally in the FSK techniques the binary data is transmitted b/w the two set of frequencies that allow retrieving the binary data at receiving side using Frequency modulation.


FSK demodulation

* In digital data communication and computer peripheral, binary data is transmitted by means of a carrier frequency which is shifted b/w two preset frequencies.

* This type of data transmission is called frequency shift keying demodulation techniques.

* The binary data can be retrieved using a FSK demodulator at the receiving end.

* The 565 PLL is very useful as a FSK demodulator.



Frequency Synthesizing:-

* Frequency synthesizer is produce multiple desired no. of frequencies from a stable input frequency.

* The block diagram of frequency synthesizer which consists of reference oscillator, phase locked loop and a frequency divider with a factor N.

* Phase locked loop develops the output frequency f_o , and it applied as input to the N factor frequency divider ($f_d = f_o/N$). phase detector compares to identify phase difference b/w the i/p frequency (f_{in}) and the frequency divider output (f_d)

* the feed back signal frequency f_d is equal to the input reference frequency f_{in} . when the loop is in the locked state

237

* Thus the frequency divider output frequency f_d is equal to our input frequency f_{in} . So that the input frequency f_{in} is equal to $\frac{f_o}{N}$ (ie) $f_o = N f_{in}$.

A) If N is an integer the frequency step is equal to input reference frequency f_{in} .




Fig. Block diagram of frequency synthesizer using PLL.

- * For a fine resolution, the reference frequency should be very low.
- * Since a shorter switching time is desired, it limits the frequency resolution of this system.

(4.1)

UNIT - 14

ANALOG TO DIGITAL &
DIGITAL TO ANALOG CONVERTERS

Analog & digital data conversion:-

- Digital to Analog Conversion (D/A)
- Analog to Digital Conversion (A/D).

Digital to Analog conversion Specification:-

The internal circuitry of a digital to analog converter is liable to component mismatching, driftage, noise and other source of error, whose effect is to degrade conversion performance.

The DAC errors are classified into two types → i) Static
ii) dynamic .

Static

Offset error Gain error

Dynamic


Settling time
Sampling rate.

The accuracy of DAC is measured by the maximum deviation of the actual output from the ideal value and is expressed in

offset error:-

Offset error is defined as the difference of actual output from ideal output when the ideal output should be zero.


The offset error is nullified by adding the actual signal to up or down until it goes through the origin.



Grain error:-

Grain error is a difference b/w ideal and actual value of output at full scale value, when the offset error has been reduced zero.

ideal characteristics.



Monotonicity :-

4.3

A monotonic D/A converter is one in which the output always increases as the input increases.

If the maximum DNL error is less than 1LSB, then a D/A converter is guaranteed to be monotonic.



Settling Time:

In D/A converter, the settling time is defined as the time it takes for the converter to settle within some specified amount of the final value.

Sampling rate:

Sampling rate is the rate at which samples can be continuously converted and is typically the inversion of the conversion time.

Weighted Resistor DAC

Circuit uses a summing amplifier.

A binary weighted resistor network.

It has n-electronic switches d_1, d_2, \dots

Controlled by binary input word. These switches are Single pole double throw type.




Fig :- Simple weighted resistor DAC

If the binary input to a particular switch is 1, it connects the resistance to the reference voltage ($-V_R$)

If the input (binary digit) bit is 0, the switch connects the resistor to the ground.

The output current I_o for an ideal op-amp can be written as 4.5

$$I_o = I_1 + I_2 + I_3 + \dots + I_n$$

$$= \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \dots + \frac{V_R}{2^n R} d_n$$


$$I_o = \frac{V_R}{R} (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$$

for a voltage output DAC, the D/A converter is described as

$$V_o = k V_{FS} (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$$

Compare the voltage and current eqns

$$\text{If } R_f = R \text{ then } k = 1 \text{ and } V_{FS} = V_R$$



The Circuit uses a negative reference

The analog output voltage is five steps
for a 3-bit weighted resistor DAC

i) although the op-amp is connected
inverting mode, it can also be connected
non-inverting mode


ii) The op-amp is simply working as
~~a~~ a current to voltage converter.

iii) The polarity of the reference voltage
chosen in accordance with the type of the
switch used

Disadvantage:-

Wide range of resistor values required
better resolution the input binary word i.e
has to be increased.

The fabrication of such a large resistor
in IC is not practical. The voltage drop across
such a large resistor due to the bias current
also affects the accuracy.



A 3-bit inverted R-2R ladder type DA where the position of MSB and LSB interchanged.

Each input binary word connects to corresponding switch either to ground or the inverting input terminal of the OP which is also at Virtual ground.


Consider a reference current of $2mA$. Node A the equivalent resistor is $2R$. Thus $2mA$ of reference input current is divided equally to value $1mA$ at node A.

At node B, the equivalent resistor is $2R$. Thus $1mA$ of current further divides to value $0.5mA$ at nodes.

Constant Current in each branch of the ladder implies constant voltage across the ladder node voltage remain constant at $V_R/2^0$, $V_R/2^1$, $V_R/2^2$.

The circuit works on the principle of summing currents and is also said

Voltage mode R-2R ladder type.



- * The reference voltage V_{ref} is applied to one of the switch positions, ortho when switch position is 1, then switch position is reduced to ground.

Fig. R-2R ladder D/A converter (Voltage mode)

- * Consider 3-bit R₂R ladder DAC with binary input 100 the output can be reduced for $b_1=1, b_2=0, b_3=0$.
- * The output voltage is $V_{ref}/2^1$, which is equivalent to binary input 100. General expression for V_o can be

$$V_o = -I_{out} R_f$$

4.9

where

I_{out} - output current

R_f - the feedback resistor
of op-amp

I_{out} - currents resolution $\times D$.

$$V_o = -(current\ resolution\ \times D) R_f$$

$$= - (current\ resolution\ / R_f) D$$

The coefficient of D is the voltage resolution
and can be called as simple resolution.

$$V_o = resolution \times D.$$

In actual circuit output can be written

$$V_o = - \left(\frac{V_R}{R} \times \frac{1}{2^n} R_f \right) \times D$$

The resolution of $R/2^N$ ladder type DAC -
Current o/p is

$$resolution = \frac{1}{2^n} \times \frac{V_R}{R}$$

$$resolution = \left(\frac{1}{2^n} \times \frac{V_R}{R} \right) \times R_f.$$

Advantage:-

- i) Easier to build accurately as only two precision metal film resistor are required
- ii) Number of bits can be expanded by adding more sections of same $R/2^N$ value

(4.10)

Switches for DAC Converters:-



There is always a need for switches in circuits and systems involving analog signals.

The closing & opening of the switches control the signal flow.


These switches are normally operated by digital signals.

Switches Emitter followers:-

The diodes & transistors can be used as switches in D/A conversions.

The characteristics of FETs acting as simple resistors make them ideal switches.

The Bipolar transistors also have negligible resistance when they are operated in Saturation.



The switching arrangement of a DC converter using two transistors connected as emitter followers.

The Bipolar transistors offer low resistance when operated in saturation.

Switches of MOS transistors

The totem pole MOSFET switch is connected in series with the resistors of $2R_{N/W}$.

Therefore the ON resistance of the switch must be very low & they should operate with zero offset voltage.

The inherent offset voltage of bipolar transistor, when in saturation limits its use as a switch.

The complementary of α & β on the gates of the MOSFETS M_1 & M_2 respectively




Fig. Totem pole MOSFET





Fig:- CMOS inverter.

Switches using CMOS inverter

R-2R ladder D/A Converter are suitable for monolithic fabrication in CMOS technology.

The switches ~~use~~ for such D/A converters are realized using CMOS transistors and the ladder resistors R and 2R fabricated using thin film deposition over the diffusion region in the CMOS die.

Switches for multiplexing types of ADC.



*Fig. Switches for D/A Converter using
The heart of the switching element is*

formed by the transistors M_1 & M_2 .

*The remaining transistors accept T
or CMOS compatible logic inputs and
provide the anti-phase gate drives for
the transistors M_1 & M_2 .*

*When the logic input is 0, M_1 is OFF
and M_2 is ON. Therefore the current
 I_{D1} is diverted to the I_O bus.*

*When the logic l1P is 1, M_1 is ON &
is OFF. Therefore the current I_{D1} is diverted
to the I_O bus.*

High Speed sample & Hold circuit.

Accurate analog to digital conversion

the analog input voltage should be held constant during the conversion cycle.

If the analog input voltage changes by more than $\pm \frac{1}{2}$ LSB an error can occur in the digital output code.

The sample and hold circuit name implies, sample an input signal and holds on to its last sampled value until the input is sampled again.




Fig:- input output response of sample & hold

Analog switches:-

JFET can be used as an analog switch. Drain - Source voltage V_{DS} is restricted to two values: 0V or a large negative voltage.

Shunt switch :-



JFETized shunt switch

When $V_{DS} = 0$, JFET acts as a closed switch & $R_{DS} \ll R_s$.
So the voltage divider action is very small.

Series switch :-

JFET used as a series switch.
When $V_{DS} = 0V$, the switch closes and $V_o = V_f$.

When V_{DS} is more negative than $V_{DS(on)}$, the JFET is off.



Performance:-

4-17

- 1) Acquisition time - (t_{ac})
- 2) Aperture Time - (t_{ap})
- 3) Hold mode Settling Time - (t_s)
- 4) Hold Step. - The time of switching b/w sample & hold mode
- 5) Feed through
- 6) Voltage drop

Advantage:-

* Synchronization can be achieved.

* It also Reduces the cross talk in the multiplexor

Application:-

- * Digital interfacing
- * ADC Circuits.
- * Pulse modulation S/m.
- * Analog demultiplexor
- * self-stabilized OP-amp.

A/D Converter Specifications:-

Analog to digital converter similar to D/A converter performance also characterized in terms of offset and gain error.

Offset error

The deviation off $V_{DD}/2$ for 0.5 LSB .

The offset error is the difference between the actual location of the binary code transition and $\frac{1}{2} \text{ LSB}$, and the ideal separation of $V_{FSR}/2 \text{ LSB}$.





Fig. offset error of A/D conv.

Gain Error:-

4.19

The gain error is the difference between the actual locations of the last and first transition and the ideal separation of $V_{FSR} - 2LSB$.

**Gain error of A/D converter.****Integral Nonlinearity Error:-**

The largest vertical difference b/w the code center point of the actual transfer curve and the line connecting the endpoints on the curve is called as **Integral non-linearity Error**.

Differential Nonlinearity Error:-

The largest deviation (d) between the actual difference of two adjacent threshold voltages and the ideal difference value (V_{LSB})

$$DNL = d - V_{LSB}$$

Missing codes:-

Although monotonicity is appropriate for D/A converter, the equivalent term for A/D converter is missing code.

A/D converter is guaranteed not to have any missing code if the maximum DNL error is less than 1 LSB or if the maximum INL error is less than 0.5 LSB.

Code width:-

The width of a given output code is the range of analog input voltages for which that code is produced.

(4.21)

The code widths are referenced to the weight of 1 least significant bit (LSB) which is defined by the resolution of the converter and the analog reference voltage.

Acquisition time:-

A successive approximation A/D converter will have a track and hold circuit at the analog input.


Internally the track & hold circuit is implemented as a charge holding capacitor that is disconnected from the analog input pin just before the A/D conversion begins.

Monotonicity:-

A/D converter is said to be monotonic if for increasing (decreasing) analog input, the digital output code either increases (decreases) or stays the same.

monotonic behaviour does not guarantee that there will be no missing codes.

monotonic behaviour is an especially important characteristic for A/D converters used in feedback control loops since non-monotonic responses can cause oscillations in the system.



4.23

This is simple A/D converter and the fastest and most expensive technique.

3 bit A/D converter consists of a resistive divider network 8-op-amp comparators and a 8-line to 3 line encoder (3 bit priority encoder).

If $V_a > V_d$ is voltage input

the logic o/p $x = 1$

If $V_a < V_d$ is voltage input

the logic o/p $x = 0$

If $V_a = V_d$ is voltage input

the logic o/p is previous value.

At each node of the resistive divider a comparison voltage is available.

Advantage

High speed of conversion takes place.

The conversion time is 10ns or less.

Disadvantage

The number of comparators required almost doubles for each added bit.

input voltage (v_a)	x_7	x_6	x_5	x_4	x_3	x_2	x_1	x_0	y_2	y_1	y_0
0 to $v_{R/8}$	0	0	0	0	0	0	0	0	0	1	0
$v_{R/4}$ to $v_{R/4}$	0	0	0	0	0	0	0	0	0	0	0
$v_{R/4}$ to $3v_{R/8}$	0	0	0	0	0	0	0	0	0	0	0
$3v_{R/8}$ to $v_{R/2}$	0	0	0	0	0	0	0	0	0	0	0
$v_{R/2}$ to $5v_{R/8}$	0	0	0	0	0	0	0	0	0	0	0
$5v_{R/8}$ to $3v_{R/4}$	0	0	0	0	0	0	0	0	0	0	0
$3v_{R/4}$ to $7v_{R/8}$	0	0	0	0	0	0	0	0	0	0	0
$7v_{R/8}$ to v_R	0	0	0	0	0	0	0	0	0	0	0

Successive Approximation Converter.

(7.25)

Successive approximation technique uses a very efficient code search strategy to complete n-bit conversion in just n clock periods.

An eight bit converter would require eight clock pulses to obtain a digital o/p

The block diagram consists of a DAC, a Comparator and a Successive Approximation Register (SAR).





Fig: Functional diagram of Successive Approximation ADC.






Fig. Single Slope ADC

At the start the reset signal is provided to the ramp generator and the counters. The counters are resetted to 0's.

The analog input's voltage V_i is applied to the +ve terminal of the Comparator.

* If the analog input is more than the negative input of the comparator and compare output goes high.

a) The output of the ramp generator is connected to the negative terminal of the comparator. High output of the comparator enables an AND gate which allows clock to reach the counters and high o/p starts the process.

b) The ramp vge goes high until it exceeds the i/p vge, when it exceeds v_t, compare o/p goes low. This disables AND gate and stops the clock to the counters.

Limitation :-

* Resolution is less

* variations in ramp generator due to time, temperature or i/p vge sensitivity also cause a lot of problem.

4.29

Dual slope ADC.

The analog part of the circuit consists of a high input impedance buffer A_1 , precision integrator A_2 , and a voltage comparator.

The converter first integrates the analog input signal V_A for a fixed duration of 2^n clock periods.




Fig. Dual slope ADC .

N represents desired O/p Code

operation of the circuit Before the Command arrives, the switch S_{W_1} is connected to ground and S_{W_2} is closed.

Any offset voltage present in the A₁ Comparator loop after integration, appears across the capacitor C_{A2} till the threshold of the comparator is achieved.

The capacitor C_{A2} thus provides auto compensation for the input offset voltage of all the three amplifiers.

The counter at t₃ is proportional to the analog input voltage V_A

$$T_1 = t_2 - t_1 = \frac{2^n \text{ counts}}{\text{clock rate}}$$

$$\therefore t_3 - t_2 = \frac{\text{digital count } n}{\text{clock rate}}$$

For an integrator

$$\Delta v_o = (-1/R_C) V(\Delta t)$$

The voltage V_i is given by

(4.31)

$$V_1 = (-1/Rc)(-v_R)(t_2 - t_3)$$

$$(-1/Rc) v_a(t_2 - t_1) = (-1/Rc)(-v_R)(t_2 - t_3)$$

$$v_a(t_2 - t_1) = (-v_R)(-) (t_3 - t_2)$$

$$v_a(t_2 - t_1) = v_R(t_2 - t_1)$$

putting the values of $(t_2 - t_1) = 2^n$ and $(t_3 - t_2) = N$.

$$v_a(2^n) = v_R N$$

$$\boxed{v_a = v_R (N/2^n)}$$

Advantage :-

- * It is very accurate.
- * Cost is low.
- * It is immune to temperature. Caused variations in R, L, C.

Applications :-

- * It is used in digital panel meters.
- * microprocessor based display versions.
- * Direct LED displays.

A/D converter using voltage to Time Conv.


The voltage to time conversion can be easily obtained by using voltage to frequency converter.

Time is reciprocal of the frequency. The frequency o/p of voltage to frequency converter can be easily converted to time by using a counter, monostable multivibrator and a latch.

A negative going pulse is used to trigger the monostable multivibrator. The same pulse is used to reset the counter.

The input voltage is applied to the voltage to frequency converter. It produces the output pulses whose frequency is linearly proportional to the input.

When the trigger is applied to the monostable multivibrator its output goes high for the particular time period.



Over Sampling A/D Converters:-

Oversampling converters ease analog requirements at the expense of more digital circuitry.

The principal benefits of oversampling followed by digital filtering are relaxed analog-filter requirements and quantization noise reduction.

It has addition benefits that its high resolution (≥ 16 bits).

The digitization process of the input signal from dc to the sampling frequency




Fig. Nyquist sampling with analog filter

The range consists of two zones. Zone-I extending from dc to $f_{s1/2}$, and Zone-II extending from f_{s2} to f_c .

3-25

Zone-I is also called the base band. and

② $f_{s/2}$ is called Nyquist band width.

If v_i is a relatively active or busy signal its quantization noise can be treated as white noise with spectral density

$$e_V = \frac{v}{\sqrt{f_{s/2}}}$$

The rms value

where $e_V = \frac{\sqrt{F_S R}}{2^{\eta/2}}$

$$e_V = \frac{\sqrt{F_S R}}{2^{\eta/2}}$$

The result is

$$SNR_{max} = 6.02n + 1.76dB$$

Nyquist criterion states that if we want to recover or reconstruct a signal of a given bandwidth f_B from its digitized version, the Sampling rate f_s must be

$$f_s > 2f_B$$

\hookrightarrow Nyquist rate.

Consider the effect of speeding up the Sampling rate by a factor of k , ($k \gg 1$)

The transition band of the analog filter preceding the digitizer is now much wider providing an opportunity for a drastic reduction.




Fig:- over sampling with analog & digital filtering.

The quantization noise is now spread over a wider band.

$$\sigma_{vq} = \frac{aV}{\sqrt{k_f_s/2}}$$




Fig:- Spectral density of oversampling

The rms noise at the input of the digitizer is $\sigma_v = \frac{V_{FSR}}{\sqrt{2k}}$

Eqn. $\frac{V_{FSR}}{2\sqrt{2k}}$ expressing km in the form $k = 2^m$

$$cm = 4.02(n+0.5m) + 1.76dr$$

5-1

UNIT - 5
WAVEFORM GENERATORS
&
SPECIAL FUNCTION IC's.

Sine-Wave generator :-

The diagram illustrates a basic sine-wave oscillator circuit. It consists of an amplifier stage with gain A_v , represented by a rectangle with an arrow pointing to the output. The input to the amplifier is labeled V_f feedback network R . The output of the amplifier is labeled $O V_o O/P$. A feedback line connects the output back to the input, forming a closed loop. The feedback line is labeled V_f feedback network R .

*) AS oscillator is basically a feed back circuit where a fraction V_f of the output voltage V_o of an amplifier is fed back to the input in the same phase.

#) For sustained oscillation $A_vB=1$ that is magnitude condition $|A_vB|=1$ and phase condition $A_vB=0^\circ$ or 360° must simultaneously satisfied in the circuit.

#) There are different types of sine-wave oscillators available according to the range of frequency, namely RC oscillators for audio frequency and LC oscillators for radio frequency range.

Multivibrator:-



Multivibrator

Astable multivibrator

Monostable multivibrator

Astable Multivibrator:-

A stable multivibrator is also known as Square wave generator.

A simple op-amp square wave generator is also called a Full running oscillator.

The principle of generation of square wave output is to force an op-amp to operate in the saturation region.

The circuit conditions oscillate b/w these two quasi-stable states.

Fraction $\beta = R_2 / (R_1 + R_2)$ of the output is fed back to the (+) input terminal.

Thus the reference voltage V_{ref} is βV_o .

and may take values as $+\beta V_{sat}$ or $-\beta V_{sat}$.

The output is also fed back to the (-) input terminal after integrating by means of a low-pass RC combination.

The frequency is determined by the time it takes the capacitor to charge from $-\beta V_{sat}$ to V_{sat} & vice versa. (5.3)





Fig. output & v_C waveform.

The voltage across the capacitor as a function of time is given by

$$V_C(t) = V_f + V_i - V_f e^{-t/RC}$$

$V_f = +V_{sat}$ → final value.

$V_i = -\beta V_{sat}$ → initial value

Therefore

$$v_c(t) = v_{sat} + (-\beta v_{sat} - v_{sat}) e^{-t/Rc}$$

$$v_c(t) = v_{sat} - v_{sat} (1+\beta) e^{-t/Rc}$$

At $t = T_1$, Voltage across the Capacitor

reaches βv_{sat} & switches takes place

$$v_c(T_1) = \beta v_{sat} = v_{sat} - v_{sat} (1+\beta) e^{-T_1/Rc}$$

After algebraic manipulation.

$$\beta v_{sat} - v_{sat} = -v_{sat} (1+\beta) e^{-T_1/Rc}$$

$$-v_{sat} (1-\beta) = -v_{sat} (1+\beta) e^{-T_1/Rc}$$

$$(1-\beta) = (1+\beta) e^{-T_1/Rc}$$

$$e^{-T_1/Rc} = \frac{1+\beta}{1-\beta}$$

Taking natural log.

$$T_1 = R_c \ln \left(\frac{1+\beta}{1-\beta} \right)$$

This give only one half of the period

Total time Period

$$T = 2T_1$$

$$T = 2R_c \ln \left(\frac{1+\beta}{1-\beta} \right)$$

The output waveform is Symmetrical.

5.5

If $R_1 = R_2$ then $\beta = 0.5$

$$\begin{aligned} T &= 2RC \ln\left(\frac{1+0.5}{1-0.5}\right) \\ &= 2RC \ln\left(\frac{1.5}{0.5}\right) \\ &= 2RC \ln(3) \end{aligned}$$

For $T = 2RC$

$$f_o = \frac{1}{T} = \frac{1}{2RC}$$

The output voltage swings from $+V_{sat}$ to $-V_{sat}$

V_o Peak to Peak = $2V_{sat}$.

If an Asymmetric Square wave is desired the zener diodes with different breakdown voltage V_{Z1} & V_{Z2}

The output is either V_{o1} or V_{o2}

$$V_{o1} = V_{Z1} + V_D$$

$$V_{o2} = V_{Z2} + V_D$$

The positive section

$$T_1 = RC \ln\left(\frac{1+\beta(V_{o2}/V_{o1})}{1-\beta}\right)$$

The duration of -ive section T_2 will be the same with V_{o1} & V_{o2}

MonoStable multivibrator:-

The monostable multivibrator is also called as **one-shot multivibrator**.

It has only one **stable state** exists.

When an external trigger is applied the output changes its state.

The new state is called **Quasi-state**.

The circuit is useful for generating single output pulse of adjustable time duration in response to a triggering signal.

The width of the output pulse depends only on the one external component connected to the op-amp.

To analyse the circuit Assume that in the stable state. Output V_o is at $+V_{sat}$.

The +ive trigger of magnitude V_t is applied to the +ive input terminal.

$$(ie) [B V_{sat} + (-V_t)] < 0.7V$$

The output of the op-amp will
switch from $+V_{sat}$ to $-V_{sat}$.

(5.7)





Fig. Monostable multivibrator.



The general Solution for a single time constant low pass RC circuit with v_i & V_d as initial & final values is

$$V_o = V_f + (V_i - V_f) e^{-t/RC}$$

$$V_f = -V_{sat} + V_i = V_D \text{ (diode forward } V_{ge})$$

The output V_c is

$$V_c = -V_{sat} + (V_D + V_{sat}) e^{-t/RC}$$

$$(V_D + V_{sat}) e^{-t/RC} = V_{sat} (1 - \beta)$$

$$e^{-t/RC} = \frac{V_{sat} (1 - \beta)}{V_{sat} (1 + V_D/V_{sat})}$$

$$e^{-t/RC} = \frac{1 - \beta}{(1 + V_D/V_{sat})}$$


Taking natural log on both sides.

$$T = RC \ln \frac{(1 + V_D/V_{sat})}{(1 - \beta)}$$

where $\beta = R_2/(R_1 + R_2)$.

The monostable multivibrator circuit is also referred to as **Time delay circuit** as it generates a fast transition at a predetermined time T after the application of input trigger.

It is also called a **gating circuit** as it generates a rectangular waveform at a



* A triangular wave is generated by alternatively charging & discharging a cap with a constant current.

* Assume v_o' is high at $+v_{sat}$. This forces a constant current ($+v_{sat}/R$) through C (left to right) to drive v_o

* When v_o' is low it forces a constant current ($-v_{sat}/R_3$) through C (right to left) to drive v_o positive.

* The amplitude of the square wave is constant at $+v_{sat}$ the amplitude of the triangular wave will decrease as the frequency increases.

* The effective voltage at point P during the time when O/P of P, is at $+v_{sat}$ level is given by

$$-v_{ramp} + \frac{R_2}{R_2 + R_3} (+v_{sat} - (-v_{ramp}))$$

At $t=L$, the voltage at point P becomes equal to zero.

11th abt t = t_2 when the output of A_1 (5.11)
 switches from $-V_{sat}$ to $+V_{sat}$

$$V_{ramp} = \frac{R_2}{R_3} (-V_{sat})$$

$$V_{ramp} = \frac{R_2}{R_3} (V_{sat})$$

* Peak to peak amplitude of the triangular wave is

$$\begin{aligned} V_o(PP) &= V_{ramp} + V_{ramp} \\ &= 2 \frac{R_2}{R_3} V_{sat}. \end{aligned}$$

* Putting the value in the basic integral equation

$$\begin{aligned} V_o &= \frac{1}{RC} \int v_i dt. \\ V_o(PP) &= -\frac{1}{RC} \int_{t/2}^{t+2} (-V_{sat}) dt \\ &= \frac{V_{sat}}{RC} \left(\frac{T}{2}\right) \end{aligned}$$

$$T = \frac{2RCV_o(PP)}{V_{sat}}$$


* Sub the value of $V_o(PP)$ from eqn 2 $\frac{R_2}{R_3} V_{sat}$

$$T = \frac{2RC(2R_2/R_3)V_{sat}}{V_{sat}}$$

$$T = \frac{4RCR_2}{R_3}$$

Hence the frequency of oscillations is


Saw-tooth wave generator:-



* The difference between the triangular and Sawtooth waveform is that the rise time of the triangular wave is always equal to its fall time.

* The same amount of time is required for the triangular wave to swing from $-V_{ramp}$ to $+V_{ramp}$ as for $+V_{ramp}$ to $-V_{ramp}$.

* The sawtooth waveform has unequal rise and fall times. It may rise & fall very fast than it falls slowly.



ICL 8038 function generator.



Function generator are designed to provide the basic waveforms such as square wave triangular wave and sine wave.

This are also called waveform generator




Fig. Pin diagram of ICL 8038.

The operation of ICL 8038 is based on charging & discharging of a grounded capacitor C, whose charging & discharging rates are controlled by programmable current generators I_a & I_b .

When switch is at position A, the capacitor charges at a rate determined by current source I_A .

Once capacitor voltage reaches V_{tr+} , the upper comparator (CMP_1) triggers & sets the flip-flop output.




Fig : Block diagram of Icc 8038 function generator.

This causes the switch position to change from position A to B. Now capacitor starts discharging at the rate determined by current source I_B2 .

once the capacitor reaches V_{LT} , the lower comparator (CMP_2) triggers and sets the flip-flop output. This causes the switch position to change from position B to A and this cycle repeats.

We get square wave at the output of and triangular is then passed through the on-chip wave shaper to generate sine wave.

The net current flowing out of capacitor C should be positive. $2I_B - I_A > 0$. Since capacitor and hence $2I_B > I_A$ frequency of output wave.

$$f_o = \frac{1}{T} \quad \text{where } T = t_c + t_d$$

t_c - charging time.
 t_d - discharging time.

$$f_{out} = \frac{3V_i}{CR_n V_{CC}} \left(1 - \frac{R_B}{2R_A} \right)$$

Duty cycle is given by

$$\% d = \frac{T_c}{T_c + T_d} \times 100 = \left[\frac{1 - \frac{R_B}{2R_A}}{1 + \frac{R_B}{2R_A}} \right] \times 100$$

Application:-

- Communication
- Telemetry
- Electronic music
- Testing & Calibration

(5.17)

TIMER IC 555

The 555 timer is a highly stable device for generating accurate time delay or oscillation.

Sigmetic corporation first introduced the SE 555/NE 555 and two package styles

1) 8-pin circular style

2) To-99 can or 8-pin mini DIP or
14 Pin DIP.




Fig. pin diagram of 555 Timer.

The 555 timer can be used with supply voltage in the range of +5V to +18V and can drive load upto 200mA. It is compatible with both TTL & CMOS logic circuits.

Because of the wide range of supply voltage the 555 timer is versatile and easy to use in various applications.

Such as oscillator, burglar alarm,

operation off
mode of 555 → Monostable operation
Astable operation.

Monostable operation:





Fig. Monostable multivibrator.

In the Standby state, FF holds transistor Q₁ on, thus clamping the external timing capacitor C to ground. The output remains at ground potential (low).

The trigger passes through Vcc/3, the FF is set ($\bar{Q} = 0$). This makes the transistor Q₁ off and the short circuit across the timing capacitor C is released.



The timing interval is independent of the supply voltage. Once triggers the output remains in the HIGH state until time T elapses, which depends only upon R and C .

Any additional trigger pulse coming during this time will not change the output state.

Astable operation.




Fig. 5.10 Astable Multivibrator using

Astable multivibrator device is connected for astable operation and comparing with monostable operation, the timing resistor now split into two sections R_A & R_B .

PIN 7 of discharging transistor Q₂ is connected to the junction of R_A and R_B .

When the power supply V_{CC} is connected, the external timing capacitor C charges towards V_{CC} with at time constant $(R_A + R_B)C$.

If the output Pin 3 is high state level is ~~is~~ equal to V_{CC} .




Fig:- Timing Sequence of Astable

multivibrator.

The length of time, the output remains HIGH is the time for the capacitor to charge from $(\frac{1}{3})V_{cc}$ to $(\frac{2}{3})V_{cc}$

The capacitor voltage for low pass RC circuit subjected to a step input of V_{cc} Volts is given by

$$V_c = V_{cc} (1 - e^{-t/RC})$$

Applications:

- * Missing pulse detector.
- * Linear ramp generator
- * Frequency divider.
- * Pulse width modulation.


Features:

- * Two operating mode i) monostable ii) Astable
- * 8-pin metal can package
- * 8-pin mini DIP package.
- * Output is capable with TTL, CMOS
top amp etc.
- * Very high temperature stability

DC Voltage Regulator.

The function of a voltage regulator is to provide a stable dc voltage for powering electronic circuits.

A voltage regulator should be capable of providing substantial output current.




Three terminal Fixed voltage regulator:-

78XX series are three terminal positive fixed voltage regulators with seven output voltage options available such as 5, 6, 8, 12, 15, 18 & 24 V.

In 78XX the last two numbers (XX) indicate the output voltage.

99XX series of fixed output five voltage regulators which are complementary to the 78XX series devices.

notes4free.in



Ripple Rejection:-

The IC regulator not only keeps output voltage constant but also reduces amount of ripple voltage.

Dropout Voltage:-

The difference b/w i/p & o/p voltage ($v_{in} - v_o$) called dropout voltage.

Output Resistance:-

It is the rate of change of output voltage with respect to the output current. It should be small.



Fig. metal can package




Fig. plastic package

The minimum output voltage is the value of the fixed voltage available from the regulator.

The Lm117, 217, 317 positive regulators and Lm 137, 237, 337 negative regulators have been specially designed to be ~~used~~ used for obtaining adjustable output voltage.

Three terminal Adjustable voltage regulator (LM317) 5.25

Adjustable voltage Regulator, output voltage can be adjusted 1.2V upto 57V.

The adjustable voltage regulators have become more popular because of versatility performance & reliability.

The LM317 series is the most commonly used general-purpose adjustable voltage regulator.




Fig:- Connection diagram of LM317 Regulator.

The LM317 requires only two external resistors to set the output voltage.

Reference voltage is impressed across resistor R_1 , and since the voltage is constant, the current I_1 is also constant for a given value of R_1 . Because resistor R_1 sets current I_1 , it is called current set or Program Register.

The output voltage V_o is

$$V_o = R_1 I_1 + R_2 (I_1 + I_{adj})$$

where $I_1 = \frac{V_{ref}}{R_1}$

R_1 - current (I_1) Set resistor

R_2 - output (V_o) set resistor

I_{adj} - Adjustment pin current

I_1 value sub in V_o output voltage.

$$V_o = R_1 \left(\frac{V_{ref}}{R_1} \right) + R_2 (I_1 + I_{adj})$$

$$V_{ref} + \left(\frac{V_{ref}}{R_1} \right) V_{ref} + R_2 I_{adj}$$

$$V_o = V_{ref} \left(1 + \frac{R_2}{R_1} \right) + R_2 I_{adj}$$

The LM337 series of adjustable voltage regulator is complement of the LM317 Series due to its negative output.

Advantage :-

- * Easy to use.

- * It greatly simplifies power supply design.

- * Due to mass production.

- * Low in cost.



- * IC voltage regulators are versatile.

IC 723 general purpose regulator (5.2)

Three terminal regulator have the following limitation.

* NO short circuit protection.

* output voltage is fixed.



* The error amplifier compares a sum of the output voltage applied at the input terminal to the reference voltage V_{ref} applied at the NI input terminal.

* The error signal controls the conductance of G_1 . These two sections are not internally connected but the various pins on the IC package.

* The difference between input voltage and output voltage which is directly fed back to the INV terminal is amplified by the error amplifier.

Features:-

* It has good line & load regulation.

* Application like series, shunt, switching & floating regulator.

* Low temperature drift & high ripple rejection.

* Small size, lower cost.

monolithic switching Regulation

5.29

The switching regulator, also called **Switched mode regulator** operate in different way from a conventional series regulator.

To improve the efficiency of a regulator the series pass transistor is used as a switch (turn ON & OFF) than a variable resistor in the linear mode.

The efficiency of a series switching regulator is independent of the input/output different ratio (95%).




Fig. Basic switching regulator.

* The duty cycle of the pulse waveform determines the relationship between the input and output voltages.






Fig switching power supply waveform

* A high frequency triangular waveform is used to reduce the ripple.

* The duty cycle is the ratio of the on time
to the period of the pulse waveform.

$$\text{duty cycle} = \frac{t_{on}}{t_{on} + t_{off}}$$

$$= \frac{t_{on}}{T} = t_{on}f \quad \text{where } f = \frac{1}{T}$$

t_{on} - on-time of the pulse waveform.

t_{off} - off time of the pulse waveform.

$$T = \text{Time period} = t_{on} + t_{off} = \frac{1}{\text{frequency}}$$

* Filter F , converts the pulse waveform the output of the switch into a dc vge

$$V_{out} = \frac{t_{on}}{T} V_{in}$$

t_{on} - on-time of the pulse.
 T - Time period.
 V_{in} - input voltage

Application:-

- * Battery powered system
- * Telecommunication circuits
- * Personal Computer
- * Printers.
- * Video games.

Switched capacitor filter IC MF -

The MF10 is a 20 pin switched capacitor variable filter IC from National Semiconductor.

The critical frequency is adjustable from 0.1 Hz to 30 kHz with the external generated clock.

The maximum clock frequency is 1 MHz. It contains two second order State variable filters one on the top and the other at the bottom with the control voltage in the center.

The following relations are:


$$Q = \sqrt{\frac{R_2}{R_4} \times \frac{R_2}{R_4}}$$

$$f_o = \frac{f_{clk}}{100} \times \sqrt{\frac{R_2}{R_4}}$$

(Or)

$$f_o = \frac{f_{clk}}{50} \times \sqrt{\frac{R_2}{R_4}}$$

The external resistors can be carefully chosen to obtain flexibility.



MF 10 can be operated in several different modes, the state variable mode provides an overall better performance.

When cascading the two stages of the MF 10 to make a fourth order filter, the critical frequency of each stage is staggered that is kept away from the desired overall filter 3-dB frequency.

By proper choice of resistor it is possible to use the same clock for both the stages.

The following relations are obtained

$$A_{OBP} = -\frac{R_2}{R_1} \text{ for } f = \frac{1}{2} f_{clk}$$

$$R_{OOP} = -\frac{R_3}{R_1}$$

$$R_{OLP} = -\frac{R_4}{R_1}$$

We obtain a unity gain state variable

Circuit if $R = R_1 = R_2 = R_4$

This simplifies the parameter relationship as

$$\text{Unity gain} = \frac{R_3}{R_2}$$

$$f_{\text{unity gain}} = \frac{f_{clk}}{10} \text{ or } \frac{f_{clk}}{50}$$

-1 for $\frac{1}{2} f_{clk}$

(5-35)

Frequency to voltage & voltage to Frequency converter :-

Voltage to frequency converter:-

The 9400 is designed for pulse and square wave outputs having a frequency range 1Hz to 100kHz.

The input can be either current or voltage and the output can interface with most form of logic.

A V/F converter equivalent circuit consists of an integrator, comparators, scaling network, a divide by 2-network and open collector output transistors.

The input current $I_{in} = \frac{V_{in}}{R_{in}}$

Converted to a charge by the integrating capacitor C_{int} and shows up as a linearly decreasing voltage V_A at the O/P of the OP-amp integrator.

$$V_A = -\left(\frac{I_{in}}{C_{int}}\right)t$$

I_{in} - input current (Amperes).

t - time (Seconds)


V_P - o/p V_A of the integrator.



in diagram 9400.

The integrating capacitor C_{int} again begins converting the input current I_{in} to a charge and the output of the op-amp starts decreasing linearly.

When the output of the op-amp goes slightly below OV, the output of the comparator goes from high to low. and hence the cycle repeats.



Applications:

- * Instrumentation & Control
- * Digital & Communication Syst.
- * Temperature sensing & control
- * Transducer Encoding,
- * A/D converter.
- * microprocessor data Acquisition.
- * Digital panel meters.
- * phase locked loop.

Frequency to voltage converter

When used as an F/V converter the 9400 generates an o/p voltage is linearly proportional to the input frequency waveform.


Features:-

- * It includes dc to 100 kHz operation.
- * op-amp o/p.
- * It has programmable scale factor.
- * High input impedance ($>10M\Omega$).
- * Its capability to accept any voltage wave shape.

When 9400 is used as a F/V converter the input frequency is applied to the +ve input of the comparator.

The Comparator by hysteresis voltage is $\pm 200mV$. The input signal amplitude must be greater than $\pm 200mV$ in order to trip the comparator.

If only a unipolar input signal is available, it can be converted into a bipolar waveform by using the offset.



5.39

Fig. F/N digital Outputs.

Each time the input signal crosses zero in the clockwise direction, the output of the comparator goes low.

On the other hand, each time the input waveform crosses zero in the anti-clockwise direction, the output of the comparator switches high.

Application:

- * Frequency meters.
- * tachometers.
- * spectrometers.
- * RPM indicators.
- * motor controls.

AUDIO & VIDEO power Amplifiers.

Power amplifier is classified into the two types:

- i) Audio power amplifier.
- ii) Video power amplifier.


Audio power amplifier:- (LM380)

A variety of monolithic as well as hybrid power amplifiers are commercially available.

The power amplifiers differ from signal general-purpose op-amps in delivering various amounts of power are nearly compact.

Features:-

- * Internally fixed gain of 50 (34dB).
- * Wide supply voltage range (5 to 22V).
- * Output is short-circuit proof with internal thermal limiting.
- * High peak current capability.
- * High impedance.
- * Standard dual-in-line-package.



video amplifier:-

A video amplifier has to amplify signals over a wide band of frequencies (20 MHz)


It is necessary for:-

i) All the frequencies must be amplified equally to maintain the same relative amplitudes.

ii) The relative phase of all the frequency components in the output must be the same as at the input.

video amplifier is a wideband amplifier with bandwidth from dc to high frequency up to few MHz.

At low frequencies the problem may be eliminated by direct coupling which is readily possible for one or two limited number of stages.



Circuits with capacitor coupling, suitable compensation for low frequency response is possible. The dc bias is restored by a restorer diode clamping circuit.

High frequency compensation can be achieved by shunt-series peaking coils in the load circuits.

Isolation amplifier:-

An isolation amplifier is an amplifier that offers an ohmic or electrical isolation between its input and output terminals.

Isolation amplifiers are often used when there is a very large common mode voltage difference b/w the input and output sides of the devices.

The isolation in the isolation amplifier is achieved by use of transformer or use of optically coupled device.



Fig. Different symbols used

for isolation amplifiers.

An important characteristic of an isolation amplifier is the linearity of the input

5.45

to output transfer characteristics.

But the non-linear input current to light output characteristics is a problem in this regard.

There are two methods used to obtain high degree of linearity.

a) LED-photo transistor couples.

b) Isolated current amplifiers with feedback linearization.

An isolation amplifier in which a LED photo transmitter couplers are used as an opto isolator.

LED-photo transistor coupler is used in the feedback loop amplifier.

The second LED photo transistor coupler is used at the input of amplifier.

Both LED-photo transistor Couplers used with matched characteristics, are driven by the same amplifier.

Due to the matched characteristics of the two LED-photo transistor pairs the non-linear characteristics & temperature dependence get compensated.

Opto Coupler and fiber optic Ic's.

- * The combined package of a LED and a photodiode is called an opto coupler.
- * It is also called as optoisolator or an optically coupled isolator.



$$V_{out} = V_2 - I_2 R_2$$

Characteristics:-

* Current transfer ration.

* Isolation b/w i/p & o/p

* Response time.

* Common mode Rejection.

* Bandwidth.

Features:-

* The isolation voltage $\pm 2500\text{V}$.

* Total power dissipation is 250mW 547

* Low cost dual in line package.


Advantage:-

- * Electrical isolation b/w i/p & o/p circuit.
- * The response times of optocoupler is small.
- * Capable of wideband signal transmission.
- * Easy interfacing with logic devices.
- * Compact & light weight.

Fiber optic IC

* A fiber optic technology is well suited for such applications, fastest growing segments in the electronics market.

* Number of fiber optic product can be used to implement a range of different fiber optic interface.



* Two most important Advantages of fibres optic system over COPPER wire conventional systems are.

* The low level of attenuation at high frequency signals. This is what is required for long distance telephone lines and computer networks.

* The lack of RFI radiation and a low sensitivity of EMI noise which increases the accuracy and the security of the data transmission.

* All the devices such as optical modulators, opto couplers, wavelength multiplexers, and optical switches can be fabricated on a single wafer using diffusion to obtain integrated fiber optic components.

* It is possible to fabricate electronic components along with optical components to obtain monolithic fiber optic chip.

* The chip provides low cost, highly reliable, highly functional, highly accurate optical transmitters & receivers which can operate at very high data rates.