

EC 8453 - Linear Integrated Circuits

Unit - I

Basics of operational Amplifiers.

1.1. Current mirror & current source

A constant current source makes use of the fact that for a transistor in the active region of operation, the collector current is relatively independent of collector voltage.

The transistors Q_1 & Q_2 are identical the base are tied together & the emitters are grounded. The two transistors have the same base to emitter voltage

$$V_{BE1} = V_{BE2}$$


Q_2 is also active region & the collector currents of the two transistors will be approximately equal,

$$I_{C1} = I_{C2}$$

Analysis:

$$I_{C1} = \alpha_F I_{ES} e^{V_{BE1}/V_T} \rightarrow (1)$$

$$I_{C2} = \alpha_F I_{ES} e^{V_{BE2}/V_T} \rightarrow (2)$$



÷ by eqn ① & ②

$$\frac{I_{C2}}{I_{C1}} = e^{(V_{BE2} - V_{BE1})/V_T}$$

since $V_{BE1} = V_{BE2}$

$$I_{C1} = I_{C2} = I_C = I_O$$

Since transistors are identical

$$\beta_1 = \beta_2 = \beta$$

Apply KCL at collector of Q_1 gives

$$I_{ref} = I_{C1} + \frac{I_{C1}}{\beta} + \frac{I_{C2}}{\beta}$$

$$I_{ref} = I_C \left(1 + \frac{2}{\beta} \right)$$

$$I_{ref} = \frac{V_{CC} - V_{BE}}{R_1}$$

$$I_{ref} = \frac{V_{CC}}{R_1}$$

$$I_{ref} = I_C \left(\frac{\beta + 2}{\beta} \right)$$

$$I_C = I_{ref} \left(\frac{\beta}{\beta + 2} \right)$$

Widlar current source


STUDENTSFOCUS.COM

The operational amplifiers require very small input current. Therefore, the emitter coupled pair of transistors at the input are needed to be biased at, very low current with the collector current of order of μA .

Analysis:-

The ratio of collector current I_{C1} & I_{C2} using eqn is given by

$$\frac{I_{C1}}{I_{C2}} = e^{(V_{BE1} - V_{BE2})/V_T}$$



log of both sides.

$$V_{BE1} - V_{BE2} = V_T \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

KVL to the emitter base loop

$$V_{BE1} = V_{BE2} + (I_{B2} + I_{C2}) R_E$$

to arrange the above eqn.

$$V_{BE1} - V_{BE2} = \left(\frac{I_{B2}}{I_{C2}} + 1 \right) I_{C2} R_E$$

By the circuit $\beta = \frac{I_{C2}}{I_{B2}}$

$$V_{BE1} - V_{BE2} = \left(\frac{1}{\beta} + 1 \right) I_{C2} R_E$$

$$\left(\frac{1}{\beta} + 1 \right) I_{C2} R_E = V_T \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

$$R_E = \frac{V_T}{\left(1 + \frac{1}{\beta} \right) I_{C2}} \ln \left(\frac{I_{C1}}{I_{C2}} \right)$$

.. A relation b/w I_{C1} & the Ref current is obtained by KCL

$$I_{ref} = I_{C1} + I_{B1} + I_{B2}$$

$$= I_{C1} \left(1 + \frac{1}{\beta} \right) + \frac{I_{C2}}{\beta}$$

$\frac{I_{C2}}{\beta}$ is neglected.

$$I_{ref} = I_{C1} \left(1 + \frac{1}{\beta} \right)$$

$\beta \gg 1$

$$I_{C1} = I_{ref}$$

$$I_{ref} = \frac{V_{CC} - V_{BE}}{R_1}$$

current source as active load:-

This current source provides an o/p current (I_o) which is nearly equal to I_{ref} & also exhibits a very high o/p resistance.

An additional transistor Q_3 is connected to form a -ive feedback path which res the o/p resistance

Analysis:-

Since $V_{BE1} = V_{BE2}$

$I_{C1} = I_{C2}$


& $I_{B1} = I_{B2} = I_B$

At node 'b'

$I_{E3} = 2I_B + I_{C2}$
 $= \frac{2I_{C2}}{\beta} + I_{C2}$

$= (\frac{2}{\beta} + 1) I_{C2}$... ($I_B = \frac{I_{C1}}{\beta} = \frac{I_{C2}}{\beta}$)
 $= (\frac{2}{\beta} + 1) I_{C2} \rightarrow \textcircled{1}$

$I_{E3} = I_{C3} + I_{B3} \rightarrow \textcircled{2}$



Compare eqn ① & ②

$$I_{C3} \left(1 + \frac{1}{\beta} \right) = I_{C2} \left(1 + \frac{2}{\beta} \right)$$

$$I_{C3} \left(\frac{\beta+1}{\beta} \right) = I_{C2} \left(\frac{\beta+2}{\beta} \right)$$

$$I_{C3} = I_0 = I_{C2} \left(\frac{\beta+2}{\beta+1} \right)$$

since $I_{C1} = I_{C2}$

$$I_0 = I_{C1} \left(\frac{\beta+2}{\beta+1} \right)$$

Node 'a'

$$I_{ref} = I_{C1} + I_{B3}$$

$$I_{C1} = I_0 \left(\frac{\beta+1}{\beta+2} \right)$$

$$I_{ref} = I_0 \left(\frac{\beta+1}{\beta+2} \right) + \frac{I_0}{\beta}$$

$$I_0 = I_{ref} \left(\frac{\beta^2 + 2\beta}{\beta^2 + 2\beta + 2} \right)$$

$$I_0 = I_{ref} \left(\frac{\beta^2 + 2\beta}{\beta^2 + 2\beta + 2} \right)$$

Voltage source

A voltage source is a circuit that produces an output voltage V_o , which is independent of the load driven by the voltage source, or the output current supplied to the load. The voltage source is the circuit dual of the constant current source.

Voltage source circuit using impedance


Transformation.

The voltage source circuit using the impedance transforming property of the transistor.

The output of AC resistance looking into emitter is given by

$$\frac{dV_o}{dI_o} = R_o = \frac{R_s}{\beta + 1} + r_{eB}$$

The load regulation parameter indicates the changes in V_o resulting from large changes in o/p current I_o . Reduction in V_o occurs as I_o goes from no load current to full load current.



Emitter follower or Common collector

Voltage source.

This voltage source is suitable for the different gain stage used in op-amps.

This circuit advantages of

i) producing low ac impedance.

ii) resulting in effective decoupling of adjacent gain stages.




Fig. Voltage source using Common-Collector stage.

The low o/p impedance of the Common-Collector stage simulates a low impedance vge source with an output voltage level of V_O represented by

$$V_O \approx V_{CC} \left(\frac{R_2}{R_1 + R_2} \right)$$

The impedance R_O looking into the emitter of Q_1 , derived from the hybrid π model is given by

$$R_O \approx \frac{V_T}{I_1} + \frac{R_1 R_2}{\beta(R_1 + R_2)}$$

Voltage Reference.

The ckt that is primarily designed for providing a constant v_{ge} independent of changes in temperature is called v_{ge} reference.

The function of a voltage reference is to provide a stable dc voltage starting from a less stable power source.

The temperature co-efficient of the output reference v_{ge}, it is given by

T.C.R = dv_{ge} / dT

Performance Specification of v_{ge} Reference

- > line regulation.
- > load regulation.
- > Ripple Rejection ratio
- > Thermal co-efficient.

Bandgap voltage reference.

The reference voltage is constant & determined by the v_{bo} which is bandgap voltage, this circuit is called band gap voltage reference circuit.

If the supply voltage is 6V (or) less
 the reference voltage is developed from
 highly predictable V_{BE} .

$$V_R = V_{BE3} + I_2 R_2$$

assume all transistors all identical.

$$I_1 = I_2 e^{\Delta V_{BE}/V_T}$$

$$= I_2 e^{\left(\frac{V_{BE1} - V_{BE2}}{V_T}\right)}$$

$$= I_2 e^{\left(\frac{I_2 R_3}{V_T}\right)}$$

$$(or) I_2 R_3 = V_T \ln \frac{I_1}{I_2}$$

Neglecting the base current of Q_2 .

$$I_{E2} = I_{C2}$$


$$I_2 R_2 = I_2 R_3$$

$$= \frac{R_2}{R_3} V_T \ln \left(\frac{I_1}{I_2}\right)$$


$$V_R = V_{BE3} + \frac{R_2}{R_3} V_T \ln \left(\frac{I_1}{I_2}\right)$$

$$V_R = V_{00} + 3V_T$$

$V_{00} \rightarrow$ bandgap voltage at absolute zero



Differential amplifier using BJT.




DC analysis of an emitter-coupled pair.

In DC analysis the transistors Q_1 & Q_2 are assumed as identical.

Let us consider $\beta \gg 1$


$$I_{E1} = I_{C1} \quad \& \quad -I_{E2} = I_{C2}$$

$$V_{I1} = V_{BE1} - V_{BE2} + V_{I2}$$



By using this analysis the operating point values can be obtained. i.e. V_{CE} & V_{CEQ}

The DC Equivalent ckt can be derived by making DC i/p zero.



or matched transistor pairs we have

$$R_E = R_{C1} \parallel R_{C2} \quad \text{since } R_{C1} = R_{C2}$$

$$R_{C1} = R_{C2} = R_C$$

$$|V_{CC}| = |V_{EE}|$$

Applying KVL to base emitter loop at

Q1 we get

$$I_B R_S + V_{BE} + 2 I_E R_E = V_{EE} \rightarrow \textcircled{1}$$

For common emitter configuration

$$\beta = \frac{I_C}{I_B} \quad I_C = I_C$$

$$\beta = \frac{I_E}{I_B} \rightarrow \textcircled{2}$$

sub $\textcircled{2}$ in $\textcircled{1}$

$$\frac{I_E}{\beta} R_S + V_{BE} + 2 I_E R_E = V_{EE}$$

$$I_E \left(\frac{R_S}{\beta} + 2 R_E \right) = V_{EE} - V_{BE}$$

$$I_E = \frac{V_{EE} - V_{BE}}{\frac{R_S}{\beta} + 2 R_E}$$

$$\frac{R_S}{\beta} \ll 2 R_E$$

$$I_E = \frac{V_{EE} - V_{BE}}{2R_E}$$

The emitter current I_E is independent of

$$\text{When } I_E \gg I_C$$

Applying KVL to the collector based loop

We get

$$V_C = V_{CC} - I_C R_C \rightarrow (1)$$

$$\& V_{CE} = V_C - V_E \rightarrow (2)$$

(2) in (1)

$$V_{CE} = V_{CC} - I_C R_C - V_E$$

$$V_E = V_{BE}$$

$$V_{CE} = V_{CC} + I_C R_C + V_{BE}$$

The above eqn

$$V_{CE} = V_{CEQ}$$

$$I_E = I_C = I_{CQ}$$

∴ When



DC Characteristics of op-amp.

The ideal op-amp does not allow the ct from the source & its response is also independent of temperature


i) input bias current

The avg value of the two base currents flowing into the op-amp i/p terminals is called i/p bias current.

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

$I_{B1} \rightarrow$ DC bias ct flowing into the non inverting i/p

$I_{B2} \rightarrow$ DC bias ct flowing into the inverting i/p.



Input bias current is equal to the

input current I_{B1} & I_{B2}

$$I_B = I_{B1} = I_{B2}$$


The O/p v_{ge} is given by

$$V_o = I_{B2} R_f$$

The value of R_{comp} derived as

$$V_{comp} = I_{B1} R_{comp}$$

$$I_{B1} = \frac{V_{comp}}{R_{comp}}$$



Bias current compensation in an inverting amplifier at node 'a' with its v_{ge} equal to $-V_{comp}$

$$I_1 = \frac{V_{comp}}{R_1} \quad \& \quad I_2 = \frac{V_o}{R_f}$$

Applying KCL at node 'a' we get

$$I_{BL} = I_2 + I_1$$

$$\begin{aligned}
 &= \frac{V_{comp}}{R_f} + \frac{V_{comp}}{R_1} \\
 &= V_{comp} \left(\frac{R_1 + R_f}{R_1 R_f} \right) \\
 &= \frac{V_{comp}}{R_{comp}} \left(\frac{R_1 + R_f}{R_1 + R_f} \right) = R_{comp} (R_1 \parallel R_f)
 \end{aligned}$$

Input offset current (I_{OS})

The I/p transistors cannot be made identical & there always exists a small difference b/w the bias currents I_{B1} & I_{B2} . This difference is called the offset current.

$$I_{OS} = |I_{B1}| - |I_{B2}|$$

$$V_{comp} = I_{B1} \cdot R_{comp}$$

$$+ I_1 = \frac{V_{comp}}{R_1} \quad \text{--- (1)}$$

Applying KCL at node A

$$I_2 = I_{B2} - I_{B1} \quad \text{--- (2)}$$

sub (2) in (1)

$$I_2 = I_{B2} - I_{B1}$$

$$= I_{B2} - \frac{I_{B1} R_{comp}}{R_1}$$

$$V_o = I_2 R_f - I_{B1} R_{comp}$$

$$V_o = R_f (I_{B2} - I_{B1})$$

$$V_o = R_f \pm I_{OS}$$

Input offset voltage
~~is the~~

whenever both the i/p terminals

of the op-amp are grounded ideally the o/p v_{ge}

should be zero

this dc v_{ge} which makes the o/p v_{ge} zero

when the other terminal is grounded is called i/p offset v_{ge}.

Thermal Drift :-


The op-amp parameters like bias current, offset current & offset v_{ge} will change with temperature.

The term thermal drift is used to identify such changes & it is defined as the avg rate of change of input offset voltage per unit change in temperature.

Characteristics of OP-amp.

Frequency response :-

Ideally an op-amp should have an ∞ bandwidth. This means the gain of op-amp must remain same for all the frequencies from 0 to ∞ . But practically op-amp gain however \downarrow es at higher frequencies.



The open loop vge gain of an op-amp is obtained from

$$V_o = \frac{-jX_c}{R_o - jX_c} A_{OL} V_d$$

$$A = \frac{V_o}{V_d} = \frac{A_{OL}}{1 + j2\pi f R_o C}$$

$$A = \frac{A_{OL}}{1 + j(f/f_1)} \quad \left| \begin{matrix} f_1 = \frac{1}{2\pi R_o C} \end{matrix} \right.$$

$$\text{magnitude } |A| = \frac{A_{OL}}{\sqrt{1 + (f/f_1)^2}}$$

$$\text{phase angle } \phi = 0 - \tan^{-1}(f/f_1)$$

$$\rightarrow f \ll f_1$$

magnitude of the gain is $20 \log$

$$\rightarrow f = f_1$$

gain is 3 dB down from the dc value of A_{OL} in dB.

$$\rightarrow f \gg f_1$$

gain rolls-off at the rate of -20 dB/decade.

The vge transfer function in s-domain can be written as

$$A = \frac{A_{OL}}{1 + j(f/f_1)} = \frac{A_{OL}}{1 + j(\omega/\omega_1)}$$

$$= \frac{A_{OL} \cdot \omega_1}{j\omega + \omega_1} = \frac{A_{OL} \cdot \omega_1}{s + \omega_1}$$

$$A = \frac{A_{OL} \cdot \omega_1 \cdot \omega_2 \cdot \omega_3}{(s + \omega_1)(s + \omega_2)(s + \omega_3)}$$

Frequency compensation.

→ External compensation, → dominant pole
→ pole zero
→ miller effect

→ Internal compensation,

Dominant - pole Compensation


STUDENTSFOCUS.COM

Assume A is the uncompensated transfer function of an open loop op-amp with three break frequencies

$$A' = \frac{A_{OL}}{(1 + j\frac{f}{f_d})(1 + j\frac{f}{f_1})(1 + j\frac{f}{f_2})(1 + j\frac{f}{f_3})}$$

$$f_d < f_1 < f_2 < f_3$$

$$f_d = \frac{1}{2\pi RC}$$



Pole-zero Compensation


Considers the same op-amp described by open loop gain

$$A' = \frac{V_0}{V_1} = A \cdot \frac{R_2}{R_1 + R_2} \frac{1 + j\frac{f}{f_1}}{1 + j\frac{f}{f_0}}$$

$$= \frac{A_{OL}}{(1 + j\frac{f}{f_0})(1 + j\frac{f}{f_2})(1 + j\frac{f}{f_3})}$$

$$(0 < f_0 < f_1 < f_2 < f_3)$$

$$R_2 \gg R_1, \text{ so that } \frac{R_2}{R_1 + R_2} \approx 1.$$



Internally frequency Compensation:

Broad bw may not be the only excitation required in some applications instrumentation ckt. The op-amp required is to amplify relatively slow changing signals and therefore does not require good high frequency response in such case internally compensated op-amps are used.




Fig Frequency response of MA 741 op-amp

The 741 op-amp internally contains a capacitance of 30 pF that cuts off the signal current at higher frequencies.

Slew rate:-

The slew rate is defined as the maximum rate of change of output voltage caused by a step input voltage and is usually specified in V/ms

The rate at which the voltage across the capacitor V_c rises is given by

$$\frac{dV_c}{dt} = \frac{I}{C}$$

$$SR = \left. \frac{dV_c}{dt} \right|_{max} = \frac{I_{max}}{C}$$





Fig i/p & o/p waveforms

Fig:- Voltage follower

The max rate of change of the o/p occurs

$$SR = \left. \frac{dV_o}{dt} \right|_{max} = \omega V_m$$


$$\left(\text{Slew rate} = 2\pi f V_m \text{ V/s} \right)$$

open loop op-amp configuration:

open loop is defined as there is no f/b st
the i/p to o/p. In this op-amp has ~~low~~ a
very high gain.


Differential:

$$V_o = A(V_{i1} - V_{i2})$$



Inverting Amp

output volt is 180° out of phase with respect
to input. i/p ~~is~~ sign amplifier open loop gain



Application:

→ wave shape fig.

→ filtering ckt.


→ Solving mathematical
operation

Closed loop Configuration:-
STUDENTSFOCUS.COM

It is defined as providing f/b from o/p & i/p directly (or) through another n/w.

F/b is divided into two type -ive f/b & +ive f/b.

Inverting amplifier:-




$$i = \frac{V_i}{R_1}$$

$$V_o = -i R_f$$

$$A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_1}$$

$$V_o = -\frac{V_i R_f}{R_1}$$

Non-inverting amplifier.




$$A_{CL} = \frac{V_o}{V_{in}}$$

$$A_{CL} = 1 + \frac{R_f}{R_1}$$

If sign f/b is out of phase by 180° with respect to i/p it is called as -ive f/b (or) degenerative feedback.

Basic information about op-amp:-



It has two i/p & one o/p terminal
 -ive sign is called inverting i/p & +ive sign is called non-inverting i/p terminal.


Packages:-

Three popular packages available


- 1) The metal can (TO) package
- 2) The dual-in-line package (DIP)
- 3) The flat package (or) flat pack.




TO-5 style package with straight leads.



Dual-in-line plastic package





If $V_1 = 0$ o/p V_0 is 180° out of phase with i/p sgl V_2

If $V_2 = 0$ V_0 in phase with i/p sgl applied at V_1 .

Open loop voltage gain $A_{OL} = \infty$

input impedance $R_i = \infty$


output impedance $R_o = 0$


Bandwidth $BW = \infty$.

Zero off set $V_0 = 0$ when $V_1 = V_2 = 0$.

Internal circuit diagram of IC 741:-

An op-amp circuit as complex as the 24 transistors. first identify the stage which provide signal gain.





notes4free.in

General operational amplifier stages.

1. (29)

An operational amplifier generally consist of three stages.

- i) differential amplifier
- ii) additional amplifier stages to provide the required voltage gain and dc level shifting
- iii) An emitter follower or source follower o/p stage to provide current gain.

Input Stage:

The input differential amplifier stage uses P-channel JFET's and the three transistor active load formed. The bias current for the stage is provided by a two-transistor current source using PNP transistors.

Gain Stage:-

The second stage or the gain stage uses Darlington transistor pair formed by the transistor. It is connected as an emitter follower, providing large input resistance.

Therefore, it minimizes the loading effect on the input differential amplifier stage.

Output Stage:-

The final stage of the op-amp is a class AB Complementary push pull output stage.

The emitter follower, providing a large input resistance for minimizing the loading effects on the gain stage.

The overall voltage gain A_v of the op-amp is the product of voltage gains of each stage as given by

$$A_v = |A_d| |A_2| |A_3|.$$

A_d → gain of the differential amplifier stage.


A_2 → gain of the second gain stage.

A_3 → gain of the output stage.

P. Adarsh
2/11/22

APPLICATION OF OPERATIONAL AMPLIFIER.

Sign changer:-



An op-amp with input impedance Z_i and feedback impedance Z_f . If the impedances Z_i and Z_f are equal in magnitude & phase then the closed loop voltage gain is -1 and 180° phase shift will undergo at the output. Hence such a circuit is also called phase inverter.

If two such amplifiers are connected in cascade, then the o/p from the second stage is the same as the input sig without any change of sign.

Scale changer:-


If the ratio $z_f / z_i = k$ a real constant, then the closed loop gain is $-k$. and the input v_{ge} is multiplied by a factor $-k$ and the scaled o/p is available at the output. usually in such applications z_f and z_i are selected as precision registers for adding obtaining precise and scaled value of input v_{ge} .

Phase Shift Circuits:-

The phase shift circuits produce phase shifts that depend on the frequency and maintain a constant gain.

This circuit's are also called constant - delay filter (or) All pass filter.


TWO types



Phase lag circuit.

The phase-lag circuit constructed using an op-amp connected in both inverting & non-inverting mode.

To analyze the circuit operation it is assumed that the i/p v_i drives a simple inverting amplifier.



The relationship b/w o/p and i/p can be expressed by

$$\frac{v_o(j\omega)}{v_i(j\omega)} = \left(\frac{1 - j\omega RC}{1 + j\omega RC} \right)$$


The phase angle is then given by

$$\theta = -\tan^{-1}(\omega RC) - \tan^{-1}(\omega RC)$$

$$= -2\tan^{-1}(\omega RC)$$

$$\boxed{\theta = -2\tan^{-1} f/f_0}$$

phase lead circuit:



phase lead circuit which the RC circuit forms a high pass filter. The o/p vge is derived and expressed by

$$\frac{V_o(j\omega)}{V_i(j\omega)} = \frac{-1 + j\omega RC}{1 + j\omega RC}$$

It is to be noted that the numerator has a -ve real part & overall phase is given by.

$$\begin{aligned} \theta &= 180^\circ - \tan^{-1}(\omega RC) - \tan^{-1}(\omega RC) \\ &= 180^\circ - 2\tan^{-1}(\omega RC) \end{aligned}$$

$$\theta = 180^\circ - 2\tan^{-1}\left(\frac{f}{f_0}\right)$$

Voltage follower:-

If $R_1 = \infty$ and $R_f = 0$ in the non-inverting amplifier configuration, then the amplifier acts as a unity gain amplifier (or) voltage follower.

(12)

$$A_v = 1 + \frac{R_f}{R_1} \quad (\text{or}) \quad \frac{R_f}{R_1} = A_v - 1$$

Since $\frac{R_f}{R_1} = 0$, $\therefore A_v = 1$.

The circuit consists of an op-amp and a wire connecting the o/p v_o to the i/p.

(12) The o/p v_o is equal to the input v_e both in magnitude & phase.


(V_o = V_i)

FIG. Voltage follower.

since the output voltage of this circuit follows the input voltage, the circuit is called voltage follower.

It offers very high input impedance of the order of $M\Omega$ & very low output impedance. Therefore this circuit draws negligible current from the source.

Thus the voltage follower can be used as a buffer b/w a high impedance source and a low impedance load for impedance matching application.

voltage to current converter:-

one may have to convert a vge sig to a proportional o/p current. (photo conductance amplifier).

Two types \rightarrow of ckt possible

$V \rightarrow I$ converter with floating load.

$V \rightarrow I$ converter with grounded load.




Fig:- V-I converter with floating load.




Fig:- V-I converter with grounded load.

Following load fig shows a voltage to current converter in which load Z_L is floating.

At node 'a' is v_1

$$v_1 = i_L R_1 \quad (\bar{I}_B = 0)$$

$$i_L = \frac{v_1}{R_1}$$

That is the input voltage v_1 is converted into an output current of v_1/R_1 .
Let v_1 be the voltage node 'a' writing KVL, we get.

$$i_1 + i_2 = i_L$$

$$\frac{v_1 - v_0}{R} + \frac{v_0 - v_1}{R} = i_L$$

$$v_1 + v_0 - 2v_1 = i_L R$$

$$v_1 = \frac{v_1 + v_0 - i_L R}{2}$$

The op-amp is used in non inverting mode

The gain of the circuit is $1 + R/R$

$$= 2.$$

o/p voltage is

$$v_o = 2v_i = v_i + v_o - i_L R$$

$$v_i = i_L R$$

$$i_L = \frac{v_i}{R}$$

current to voltage converter.


photo cell, photodiode & photo voltaic cell give an o/p current that is proportional to an incident radiant energy or light.

The current through these devices can be converted to voltage by using a C-V converter & thereby the amount of light or radiant energy incident on the photo-device can be measured.


-ive i/p terminal is at virtual gnd. No current flows through R_s and

current i_s flows through the feedback resistor R_f . Thus the o/p vge $v_o = -i_s R_f$.

It may be pointed ~~out~~ that the lowest current that this circuit can measure will depend upon the bias current I_B of the operational amplifier.



Adder:-



The following analysis is carried out assuming that the op-amp is an ideal one

$$A_{OL} = \infty \text{ and } R_i = \infty$$

input bias current is zero (assumed)

V_{ge} at node 'a' is zero. Nodal equation by KCL at node 'a' is

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \frac{V_0}{R_f} = 0$$

$$V_0 = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3\right)$$

$$R_1 = R_2 = R_3 = R_f$$

$$V_0 = -(V_1 + V_2 + V_3)$$


$$R_1 = R_2 = R_3 = 3R_f$$

$$V_0 = -\left(\frac{V_1 + V_2 + V_3}{3}\right)$$

To find R_{comp} make all i/p's $V_1 = V_2 = V_3 = 1$

So the effective i/p resistance $R_i = R_1 || R_2 || R_3$

Therefore $R_{comp} = R_i || R_f = R_1 || R_2 || R_3 || R_f$



The following analyze the operation of the circuit assume that all resistors are of equal value R

$$(i) R_1 = R_2 = R_3 = R_f = R.$$

output voltage is given by

$$V_{o1} = \frac{V_1}{2} \left(1 + \frac{R}{R} \right) = V_1$$

||| by the o/p V_{o2} due to V_2 alone (with V_1 grounded) can be written simply for an inverting amplifier as

$$V_{o2} = -V_2$$

Thus the o/p voltage V_o due to both the inputs can be written as

$$V_o = V_{o1} + V_{o2}$$

$$\boxed{V_o = V_1 - V_2}$$

Instrumentation amplifier.

High gain accuracy, High CMRR,
High gain stability with low temperature
Coefficient, low dc offset, low o/p impedance

The o/p vge v_o is given by

$$v_o = -\frac{R_2}{R_1} v_2 + \frac{1}{1+(R_3/R_4)} v_1 \left(1 + \frac{R_2}{R_1}\right)$$

Therefore

$$v_o = -\frac{R_2}{R_1} \left(v_2 - \frac{(1+R_4/R_3) v_1}{1+(R_3/R_4)} \right)$$

If $\frac{R_1}{R_2} = \frac{R_3}{R_4}$ then $v_o = \frac{R_2}{R_1} (v_1 - v_2)$


(i) the o/p vge v_o is difference
of the two input voltage with the
voltage at the non-inverting terminal of

Op-amp A3 is

$$\frac{R_2 v_1'}{R_1 + R_2}$$

By using superposition theorem

$$v_o = -\frac{R_2}{R_1} v_1' + \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_2 v_2'}{R_1 + R_2}\right)$$



$$V_0 = \frac{R_2}{R_1} (V_1' - V_2')$$

Since there is no current entering the op-amp the current $I = \frac{V_1 - V_2}{R}$, which flows through the resistor R .

$$V_1' = R I + V_1$$

$$V_1' = \frac{R}{R} (V_1 - V_2) + V_1$$

$$V_2' = -R I + V_2$$

$$V_2' = -\frac{R}{R} (V_1 - V_2) + V_2$$

v_1 & v_2 value sub in $v_0 = \frac{R_2}{R_1} (v_1' - v_2')$

$$\therefore v_0 = \frac{R_2}{R_1} \left[\frac{2R'}{R} (v_1 - v_2) + (v_1 - v_2) \right]$$

$$v_0 = \frac{R_2}{R_1} \left(1 + \frac{2R'}{R} \right) (v_1 - v_2).$$

The bridge initially balanced by a d.c supply vge v_{dc} so that $(v_1 = v_2)$

AS the physical quantity changes the resistance R_T of the transducer also changes causing an unbalance in the bridge $(v_1 \neq v_2)$


Application \rightarrow temperature indicator

\rightarrow temperature controller

\rightarrow light-intensity meter.

A circuit in which the o/p vge waveform is the time integral of the input voltage waveform is called integrator.

Integrator produces a summing action over a required time interval & the circuit is based on the general parallel - inverting vge feedback model.



The nodal eqn at node "a" is given

by

$$\frac{v_i}{R_1} + C_F \frac{dv_o}{dt} = 0$$

$$\frac{dv_o}{dt} = -\frac{1}{R_1 C_F} v_i$$

Integrating on both sides,

$$\int_0^t dv_o = -\frac{1}{R_1 C_F} \int_0^t v_i dt$$

$$v_o(t) = -\frac{1}{R_1 C_F} \int_0^t v_i(t) dt + v_o(0)$$

where $v_o(0)$ is the initial o/p vge

A resistance $R_{comp} = R_1$, is usually connected to the (+) input terminal to minimize the effect of i/p bias current

The operation of the integrator can also be studied in the frequency domain in phasor notation

$$v_o(s) = -\frac{1}{s R_1 C_F} v_i(s)$$

Steady state $s = j\omega$

$$v_o(j\omega) = -\frac{1}{j\omega R_1 C_F} v_i(j\omega)$$

The magnitude of the gain (or) integrator transfer function

$$|A| = \left| \frac{v_o(j\omega)}{v_i(j\omega)} \right| = \left| -\frac{1}{j\omega R_1 C_F} \right|$$

$$|A| = \frac{1}{\omega R_1 C_F}$$

The differentiator can perform the mathematical operation of differentiation

(i) the output voltage is the differentiation of the i/p vge.

The ideal differentiator may be constructed from a basic inverting amplifier shown in figure.



The expression for the output voltage can be obtained from KCL

$$i_c = I_B + i_f$$

Since $I_B = 0$

$$i_c = i_f$$

$$C_1 \frac{d}{dt} (v_i - v_a) = \frac{v_a - v_o}{R_f}$$

But $v_a = v_b$ Since A is very large

$$C_1 \cdot \frac{dv_i}{dt} = -\frac{V_o}{R_f}$$

$$(or) V_o = -R_f C_1 \frac{dv_i}{dt}$$

Thus the output V_o is equal to the $R_f C_1$ times the \pm ve instantaneous rate of change of the input voltage v_i with time. A differentiator performs the reverse of the integrator's functions.

The upper cut-off frequency is given by

$$f_a = \frac{1}{2\pi R_f C_1}$$

At $f = f_a$, $|A| = 1$ (i.e) 0dB and the gain increases at a rate of $+20$ dB/dec.

Thus at high frequency, a differentiator may become unstable & break into oscillation.

Log amplifier:-

Log amplifier a grounded base transistor is placed in the feedback circuit.

Since the collector is held at virtual ground and the base is also grounded.

the transistor v_{BE} - i_C relationship become that of a diode and is given by

$$I_E = I_S (e^{qV_{BE}/kT} - 1)$$

$$I_C = I_E$$

$$I_C = I_S (e^{qV_{BE}/kT} - 1)$$

$$\frac{I_C}{I_S} = e^{qV_{BE}/kT} - 1$$

$$e^{qV_{BE}/kT} = \frac{I_C}{I_S} + 1 = \frac{I_C}{I_S}$$

$$(\text{as } I_S = 10^{-13} \text{ A, } I_C \gg I_S)$$

The base to emitter voltage of transistors Q_1 and Q_2 can be written as

$$V_{Q1(B-E)} = \frac{kT}{q} \ln \left(\frac{V_O}{R_1 I_S} \right)$$

$$V_{Q2(B-E)} = \frac{kT}{q} \ln \left(\frac{V_{ref}}{R_2 I_S} \right)$$

Since the base of Q_1 is tied to gnd

We get

$$V_A = -V_{Q_1 B-E}$$

$$= -\frac{kT}{q} \ln \left(\frac{V_0}{R_1 I_S} \right)$$

The base v_B of Q_2 is

$$V_B = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i$$

the voltage at the emitter of Q_2 is

$$V_{Q_2 B-E} = V_B + V_{Q_2 E-B}$$

(or)

$$V_{Q_2 B-E} = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i - \frac{kT}{q} \ln \left(\frac{V_{ref}}{R_1 I_S} \right)$$

But the emitter voltage of Q_2 is V_A ,

that is

$$V_A = V_{Q_2 B-E}$$

$$-\frac{kT}{q} \ln \frac{V_0}{R_1 I_S} = \frac{R_{TC}}{R_2 + R_{TC}} V_i - \frac{kT}{q} \ln \frac{V_{ref}}{R_1 I_S}$$

Take log on both side

$$V_E = \frac{kT}{q} \ln \left(\frac{I_C}{I_S} \right)$$




Fig. Fundamental log-amp circuit.

$$I_c = \frac{V_i}{R_1}$$

$$V_E = -V_o$$

$$\text{So } V_o = -\frac{kT}{q} \ln \left(\frac{V_i}{R_1 I_s} \right)$$

$$= -\frac{kT}{q} \ln \left(\frac{V_i}{V_{ref}} \right)$$

$$\text{Where } V_{ref} = R_1 I_s.$$

The output voltage is thus proportional to the logarithm of input voltage.

Antilog amplifier:-

The circuit is shown in the figure. The input v_i for the antilog amplifier is fed into the temperature compensating voltage divider R_2 and R_{TC} .

$$V_{A1 B-E} = \frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

$$V_{B2 B-E} = \frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

The base of Q_1 is tied to ground

$$V_A = V_{Q1 B-E} = -\frac{kT}{q} \ln \left(\frac{V_o}{R_1 I_S} \right)$$

The base vge v_B of Q_2 is

$$V_B = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i$$

The voltage at the emitter of Q_2 is

$$V_{Q2 B-E} = V_B + V_{Q2 E-B}$$

$$V_{Q2 B-E} = \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i - \frac{kT}{q} \ln \left(\frac{V_{re}}{R_1 I_S} \right)$$

But the emitter vge of Q_2 is V_A

$$V_A = V_{Q2 B-E}$$

$$-\frac{kT}{q} \ln \frac{V_o}{R_1 I_S} = \frac{R_{TC}}{R_2 + R_{TC}} v_i - \frac{kT}{q} \ln \frac{V_{re}}{R_1 I_S}$$

STUDENTSFOCUS.COM $\frac{R_{TC}}{R_2 + R_{TC}} v_i = -\frac{kT}{q} \left(\ln \frac{V_o}{R_1 I_S} - \ln \frac{V_{ref}}{R_1 I_S} \right)$

Q. 23




Fig:- Antilog amplifier.

$$-\frac{q}{kT} \frac{R_{TC}}{R_2 + R_{TC}} v_i = \ln \left(\frac{V_o}{V_{ref}} \right)$$

log on both sides.

$$-0.4343 \left(\frac{q}{kT} \right) \left(\frac{R_{TC}}{R_2 + R_{TC}} \right) v_i = 0.4343 \times \ln \left(\frac{V_o}{V_{ref}} \right)$$

$$-k' v_i = \log_{10} \left(\frac{V_o}{V_{ref}} \right)$$

$$\frac{V_o}{V_{ref}} = 10^{-k' v_i}$$

$$V_o = V_{ref} (10^{-k' v_i})$$

$$k' = 0.4343 \left(\frac{q}{kT} \right) \left(\frac{R_{TC}}{R_2 + R_{TC}} \right)$$

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input

Two types of Comparator

Non-inverting Comparator.

Inverting Comparator.





Fig. Non-inverting Comparator

A fixed Reference voltage V_{ref} is applied to $-$ ive input & a time varying sigl v_i is applied to $+$ ive input.

The o/p voltage is at $-V_{sat}$ for $v_i < V_{ref}$ and V_o goes to $+V_{sat}$ for $v_i > V_{ref}$.

Inverting comparator in which the reference voltage V_{ref} is applied to the $+$ input and v_i is applied to $-$ ive input.

output voltage levels independent of power supply voltages can also be obtained by using a resistor R and two back to back Zener diodes at the output of op-amp.




Fig. inverting Comparator.




Fig :- Inverting comparator output waveform.

The value of resistance R is chosen so that the zener diodes operate at the recommended current. It can be seen that the limiting voltages of v_o are $(V_{z1} + V_D)$ & $-(V_{z2} + V_D)$.

Where V_D (0.7V) is diode forward ~~current~~ ^{voltage}.

If $\mu A 741$ the internally compensated OP-amp is used as comparator, the primary limitation is the Slew rate.

Application:

- zero crossing detector.
- window detector.
- Time marker generator
- phase meter.

Schmitt Trigger:-

If +ive feedback is added to the comparator circuit, gain can be fed greatly, the transfer curve of comparator becomes more close to ideal curve. If the loop gain $-\beta A_{OL}$ is adjusted to unity, this also gives an op waveform virtually discontinuous at the comparison vge. This circuit, however now exhibits a phenomenon called hysteresis.

The circuit is also known as Schmitt Trigger. The input vge is applied to the -ive input terminal and f/b vge to the +ive i/p terminal. The o/p $V_o = +V_{sat}$. The voltage (+) input terminal can be obtained by using superposition,

$$V_{UT} = \frac{V_{ref} R_1}{R_1 + R_2} + \frac{R_2 V_{sat}}{R_1 + R_2}$$

V_{UT} - upper threshold vge.

$$V_{LT} = \frac{V_{ref} R_1}{R_1 + R_2} - \frac{R_2 V_{sat}}{R_1 + R_2}$$

V_{LT} - lower threshold vge.




Fig. inverting Schmitt trigger

$V_{LT} < V_{UT}$ and the difference b/w these two voltage is the hysteresis width V_H and can be written as

$$V_H = V_{UT} - V_{LT} = \frac{2R_2 V_{sat}}{R_1 + R_2}$$

Because of the hysteresis, the circuit triggers at a higher V_i for increasing signal then for decreasing one. Further note that if peak to peak input V_i were smaller than the V_H then the Schmitt trigger circuit.




Fig. Transfer Characteristics.




Fig:- Schmitt trigger used as Squares.

The hysteresis width V_H is independent of V_{ref} . The resistor R_3 in the figure is chosen equation to $R_1 || R_2$ to compensate for the input bias current. A non-inverting Schmitt trigger obtained if V_i and V_{ref} are interchanged. The most important application of Schmitt trigger circuit is to convert a very slowly varying input v_{in} into a square wave output.

$$V_{UT} = -V_{LT} = \frac{R_2 V_{sat}}{R_1 + R_2}$$

Precision Rectifier :-

The major limitation of ordinary diode is that it cannot rectify voltages below V_D (approx 0.6V), the cut-in voltage of the diode.

Precision diode is capable of rectifying input sigs of the order of millivolt.

Half wave rectifier.

Full wave rectifier.





Fig:- Precision Rectifier i) p & o/p waveforms.

Half wave rectifier :-



STUDENTSFOCUS.COM An inverting amplifier can be converted into ^{9.31}

an ideal half-wave rectifier by adding two diodes. when v_i is +ive. diode D_1 conduct causing v_{oA} to go to -ive by one diode drop (no. 0.6V). Hence diode D_2 is reverse biased. The output voltage v_o is zero. because for all practical purpose no current flows through R_f and input current flows through D_1 .


Full wave rectifier:-

A full-wave rectifier or absolute value circuit shown in figure.

$v_i > 0$, diode D_1 is on and D_2 is off.

Both the op-amp A_1 and A_2 act as inverters as shown in equivalent circuit. It

can $v_o = v_i$




For -ive input (ii) $v_i < 0$, D_1 is off and D_2 is on. The equivalent circuit is shown in figure. Let the output voltage of op-amp A_1 be V . Since the differential input to A_2 KCL at node 'a' gives

$$\frac{v_i}{R} + \frac{V}{2R} + \frac{V}{R} = 0$$


$$V = -\frac{2}{3} v_i$$

The output v_o is

$$v_o = \left(1 + \frac{R}{2R}\right) \left(-\frac{2}{3} v_i\right) = -v_i$$



Peak detector:-



the function of a peak detector is to compute the peak value of the input. 2. (33)

The circuit follows the voltage peaks of a signal & stores the highest value on a capacitor.

If a higher peak signal value comes along this new value is stored. The highest peak value is stored until the capacitor is discharged.

The circuit can be reset that is capacitor vge can be made zero by connecting a low leakage MOSFET switch across the capacitor.

The circuit can be modified to hold the lowest or most negative vge of a signal by reversing the diode. Peak detectors find application in test & measurement instrumentation as well as Amplitude modulation.






Fig. output V_o corresponding to arbitrary input v_i

Clipping




A precision diode may also be used to clip-off a certain portion of the input signal to obtain a desired o/p waveform.

The clipping level is determined by the reference voltage V_{ref} and could be obtained from the +ve supply V^+ . The o/p v_o for $v_i > V_{ref}$ is clipped off.

$v_i < V_{ref}$ i/p v_o diode D conducts.

The op-amp works as a v_o follower & o/p v_o follows i/p v_i till $v_i \leq V_{ref}$.

The -ive Clipper clips off the -ive parts of the i/p sig below the ref voltage.




The clamping is also known as dc inserter or restorer. The circuit is used to add a desired dc level to the op v_{ge}. If the clamped dc level is +ive, it is called +ive clamping. If the clamped dc level is -ive the clamping is Negative clamping.

The AC i/p sgl $v_i = V_m \sin \omega t$ applied at the -ive i/p terminal. During the -ive half cycle the -ive i/p terminal. During the -ive half cycle of v_i diode D conducts. The capacitor C, charge through diode D to the -ive peak v_{ge} V_m .

The resistor R is used for protecting the op-amp against excessive discharge currents from capacitor especially when the dc supply voltages are switched off.

Low pass filter:-



Active filters may be of different orders & types. A first order filter consists of a single RC network connected to the (+) input terminal of a non-inverting op-amp amplifier.

The voltage v_1 across the capacitor C in the s-domain is

$$v_1(s) = \frac{sC}{R + \frac{1}{sC}} v_i(s)$$

$$\frac{v_1(s)}{v_i(s)} = \frac{1}{RCs + 1}$$

The closed loop gain A_0 of the op-amp

$$A_0 = \frac{v_o(s)}{v_1(s)} = \left(1 + \frac{R_f}{R_i} \right)$$

$$\begin{aligned} H(s) &= \frac{v_o(s)}{v_i(s)} = \frac{v_o(s)}{v_1(s)} \cdot \frac{v_1(s)}{v_i(s)} \\ &= \frac{A_0}{RCs + 1} \end{aligned}$$

$$\boxed{\omega_{HP} = \frac{1}{RC}}$$

$$H(s) = \frac{V(s)}{V_i(s)} = \frac{A_0}{\frac{s}{\omega_h} + 1} = \frac{A_0 \omega_h}{s + \omega_h}$$

2. (37)

$$H(j\omega) = \frac{A_0}{1 + j\omega RC} = \frac{A}{1 + j(\frac{f}{f_h})}$$

put $s = j\omega$

$$f_h = \frac{1}{2\pi RC} \quad \& \quad f = \frac{\omega}{2\pi}$$

At very low frequency $f \ll f_h$

$$|H(j\omega)| = A_0 \quad \text{(at } f \ll f_h \text{)}$$

$$\boxed{f = f_h} \Rightarrow |H(j\omega)| = \frac{A_0}{\sqrt{2}} = 0.707 A_0$$

At very high frequency $f \gg f_h$


$$|H(j\omega)| \ll A_0 \approx 0$$

High pass Active filter:

High pass filter is the complement of the low pass filter & can be obtained simply by interchanging R & C in the low pass configuration.

$$Y_1 = Y_2 = sC$$

$$Y_3 = Y_4 = G = \frac{1}{R}$$



$$\text{Transfer function } H(s) = \frac{A_0 s^2}{s^2 + (3 - A_0)\omega_c s + \omega_c^2}$$

$$\omega_L = \frac{1}{RC}$$

$$H(s) = \frac{A_0}{1 + \frac{\omega_L}{s} (3 - A_0) + \left(\frac{\omega_L}{s}\right)^2}$$

for $\omega \rightarrow 0$ & we get $H=0$ & $\omega \rightarrow \infty$

$$f_A = f_{3dB} = \frac{1}{2\pi RC}$$

putting $s = j\omega$. $3 - A_0 = \alpha = 1.414$.

$$|H(j\omega)| = \left| \frac{V_o}{V_i} \right| = \frac{A_0}{\sqrt{1 + \left(\frac{f_A}{f}\right)^2}}$$

$$\left| \frac{H(j\omega)}{A_0} \right| = \frac{1}{\sqrt{1 + \left(\frac{f_A}{f}\right)^2}}$$

As in the case of low pass filter, the generalized expression for n^{th} order maximally flat Butterworth with $\alpha = 1.414$

$$\left| \frac{H(j\omega)}{A_0} \right| = \frac{1}{\sqrt{1 + \left(\frac{f_A}{f}\right)^{2n}}}$$

Band pass filter.

classified into narrow band ($Q > 10$) & wide band pass filter ($Q < 10$) as per the figure of merit (or) quality factor

The following relationship

$$Q = f_0 / BW = f_0 / (f_h - f_l)$$


$$f_0 = \sqrt{f_h f_l}$$


f_h - upper cut off frequency


f_l - lower cut off frequency

f_0 - central frequency

P. Balakrishnan







* This restricts log-antilog amplifier to one quadrant operation.

* A technique that provides for quadrant multiplication is transconductance multipliers.

* Some of multiplier IC chips available are AD 533, AD 534, AD 633.




Fig: Analog multiplier using emitter

* It can be easily constructed using a load connected differential amplifier. It produces an output depends on the transistor transconductance on the emitter current-bias.

* It is also known as transconductance multiplier.

$$V_o = g_m V_i R_1$$

* Transconductance of transistor g_m is directly proportional to the emitter current and Inversely proportional to the thermal voltage V_T .

$$g_m = \frac{I_E}{V_T}$$

Then input voltage $V_2 = I_E R_2$

(When $R_2 I_E \gg V_{EE}$)


The output can be expressed as

$$V_o = g_m V_i R_1$$

$$= \frac{I_E}{V_T} V_i R_1$$

$$= \frac{R_1}{R_2 V_T} V_i V_2$$

$$V_o = k V_i V_2$$



The devices are symmetrically cross coupled & the current I_E is constant, the large common mode shift at the output gets eliminated.

$$\begin{aligned} I_1 + I_2 &= I_5 && \rightarrow (1) \\ I_3 + I_4 &= I_6 && \rightarrow (2) \\ I_5 + I_6 &= I_E && \rightarrow (3) \end{aligned}$$

Assume $|v_1| \ll V_T$, the current unbalance in the differential pair can be expressed as

$$I_1 - I_2 = (g_m)_{12} v_1 \rightarrow (4)$$

$$I_3 - I_4 = (g_m)_{34} v_1 \rightarrow (5)$$

where $(g_m)_{12}$ - variable transconductance of the transistor pairs $(Q_1 - Q_2)$

$(g_m)_{34}$ - variable transconductance of the transistor pairs $(Q_3 - Q_4)$

$$\begin{aligned} (g_m)_{12} &= \frac{I_5}{V_T} && \rightarrow (6) \\ (g_m)_{34} &= \frac{I_6}{V_T} && \rightarrow (7) \end{aligned}$$

The total differential o/p vge v_o

$$V_o = R_L [(I_1 - I_2) - (I_3 - I_4)] \quad \leftarrow$$

sub eqn (4) & (5) in (8)

$$V_o = R_L [(g_m)_{12} v_1 - (g_m)_{34} v_1]$$

$$= R_L v_1 [(g_m)_{12} - (g_m)_{34}]$$

$$= R_L v_1 \left[\frac{I_5}{V_T} - \frac{I_6}{V_T} \right]$$

$$V_o = \frac{R_L v_1}{V_T} [I_5 - I_6] \quad \text{--- (9)}$$

If the emitter series resistance R_E is chosen sufficiently high


$$R_E I_5 \gg V_T$$

$$R_E I_6 \gg V_T$$

then $(I_5 - I_6) = \frac{V_2}{R_E} \quad \text{--- (10)}$

sub (10) in (9)

$$V_o = \frac{R_L v_1}{V_T} \left(\frac{V_2}{R_E} \right)$$



variable Transconductance technique:-

The Symmetrical differential amplifier is the main part of the variable transconductance technique.

It uses the principle of the dep of the transistor trans conductance the emitter current bias.






Fig:- One quadrant variable
transconductance multiplier





(3-15)

Analog multiplier IC's & their applications:-

i) AD 533 as multiplier:-

Fig. Multiplier.

* The multiplier operation is possible by closing the loop around the internal op-amp with the Z input connected to the output.

* The X₀ null pot balanced the X/i/p channel to minimize Y feed through and the Y₀ null pot balances the Y input to minimize X feed through.

* The Z_0 pot compensates the o/p offset voltage. The gain pot set the full scale o/p level.

* output is given by

$$V_o = \frac{X Y}{10}$$

A D 533 as square:-

* The squarer is a special case multiplier operation where both the i/p X & Y are connected together and two quadrant operation result.

* The o/p is always +ive, when X & Y input are connected together then contained offset which is algebraic sum of the individual offset's result.

* This can be nulled using the X_0 pot alone. The o/p is given as

$$V_o = \frac{X Y}{10} = \frac{X^2}{10}$$

AD 533 as Divider:-

* The divider mode utilises the multiplier in a feedback configuration where the Y input controls the feedback factor.

* With X full ~~mode~~^{scale}, the gain V_o/V_x becomes unity after trimming.

* Reducing the X input reduces the feedback around the op-amp by a like amount, thereby increasing the gain.

* The reciprocal relationship forms the basis of the divider mode.

* The output is given by

$$V_o = \frac{10Z}{X}$$

AD 533 as Square Root:-

* AD 533 mode is also a feedback configuration. Both X and Y inputs are ~~connected~~ tied to the op-amp output through an external diode to prevent latch up.

* Accuracy, noise and the frequency response are proportional to the V which implies a wider usable dynamic range than the divide mode.

AD 534 as Divider:

* AD 534 provides the differential operation on both numerator & denominator. This allows the ratio of two floating variables to be generated.




Fig:- Divider AD534.

* Flexibility is possible from access to high impedance summing i/p to Y_1 . The base may

without additional trimming, the accuracy of AD 534 is sufficient to maintain a 1% error over 10V to 1V denominator range

* the overall gain can be introduced by inserting a simple attenuator between the output and $\frac{1}{2}$ terminal.

* The output of the AD534 as a divider circuit is

$$V_o = \frac{10(z_2 - z_1)}{(z_1 + z_2)} + x_1$$

AD 534 as Square Rooters.

* The diode prevents a latching condition which could occur if the input momentarily changes the polarity the O/P is five.

* since the sgl i/p is differential, all the combination of i/p & o/p polarities can be realized but operation is restricted to the one quadrant associated with each combination of inputs.

* The output of the circuit is given

as

$$V_o = \sqrt{10(z_2 - z_1) + x_2}$$

Operation of the Basic PLL

* The phase locked loop (PLL) is an important building block of linear S/N. Electronic PLL came in 1930s when it was used for radar synchronization and combination applications.

The basic block schematic of the PLL system consists of

1. phase detector/comparator
2. low pass filter
3. error amplifier

4. Voltage Controlled Oscillator





Fig:- Block schematic of the PLL

* The VCO is a free running multivibrator & operates at a set of frequency called free running frequency.



* Once locked, PLL tracks the frequency changes of the i/p Sgl. Thus a PLL goes through three stages.

- i) Free running
- ii) Capture
- iii) locked or tracking.

Important definition related to PLL:-

Lock-in Range:-


* Once the PLL is locked, it can track frequency changes in the incoming Sgl. range of frequencies over which the PLL can maintain lock with the incoming Sgl is called the **Lock in Range** (or) **Tracking Range**.

Capture Range:-

* The range of frequencies over which the PLL can acquire lock with an i/p Sgl is called the **Capture range**. This parameter is also expressed as **Percentage of f_c** .

Pull-in time:-

* The total time taken by the PLL to establish lock is called **pull-in time**.



* An integration takes place within PLL. This integration is represented by V_f block.

* The relation b/w the VCO O/P ω_o and v_f is given by,

$$\omega_o(t) = \omega_c + k_o v_f(t)$$

* The close loop transfer function of PLL is given by

$$\frac{v_f}{\omega_s} = \frac{k_f F(s) A}{s + k_f F(s) A \cdot k_v \frac{1}{s}}$$

$$\frac{v_f}{\omega_s} \cdot \frac{1}{s} = \frac{k_f F(s) A}{s + k_f F(s) A k_v}$$

$$\frac{v_f}{\omega_s} = \frac{k_f F(s) A}{s + k_f F(s) A k_v}$$

If loop-filter is not used

$$F(s) = 1$$

$$\frac{v_f}{\omega_s} = \frac{k_f A}{s + k_f k_v A}$$

$$\frac{v_f}{\omega_s} = \left(\frac{k_L}{s + k_L} \right) \frac{1}{k_v}$$

k_L - is known as loop ~~bandwidth~~ Bandwidth

Voltage Controlled Oscillator (VCO) - IC566 3.23

The frequency deviation is directly proportional to the dc control vge and hence it is called a **Voltage controlled oscillator**.

The VCO generates an output frequency that is directly proportional to the input vge.


The VCO is an oscillator circuit in which the frequency of oscillations can be controlled by an externally applied vge.

The ~~for~~ VCO provides the linear relationship b/w the applied vge & the oscillation frequency. Applied vge is called **control voltage**.



Fig. Pin Configuration of VCO

The total voltage on the capacitor






Fig. Block diagram voltage controlled Oscillator.

The voltage V_c can be varied by connecting a R_1, R_2 in the above circuit. The component R_1 & C_1 are first selected so that VCO o/p frequency lies in the centre of the operating frequency range.

A parameter of importance for VCO is voltage to frequency conversion factor, k_v & is defined as

$$k_v = \frac{\Delta f_o}{\Delta V_c}$$

ΔV_c - is the modulation v/c

Δf_o - is the produced frequency shift for a v/c

If we assume the original frequency is f_0 & the new frequency is f_1 , then

$$\Delta f_1 = f_1 - f_0$$

$$= \frac{2(V_{CC} - V_C + \Delta V_C)}{C_T R_T V_{CC}} - \frac{2(V_{CC} - V_C)}{R_T C_T V_{CC}}$$

$$\Delta f_0 = \frac{2\Delta V_C}{R_T C_T V_{CC}}$$

$$\Delta V_C = \frac{\Delta f_0 R_T V_{CC}}{2}$$

The putting value of $R_T C_T$ from f_0

$$\Delta V_C = \frac{R_T V_{CC}}{2(4f_0)}$$

$$f_0 = \frac{1}{4R_T C_T}$$

$$\Delta V_C = \frac{\Delta f_0 V_{CC}}{8f_0}$$

$$\therefore R_T C_T = \frac{1}{4f_0}$$

from the definition of voltage to frequency

conversion factor k_v is

$$k_v = \frac{\Delta f_0}{\Delta V_C}$$

sub the value of $\frac{\Delta f_0}{\Delta V_C}$ into ΔV_C

$$\therefore k_v = \frac{8f_0}{V_{CC}}$$

Monolithic PLL IC 565

3.27

Importance monolithic PLLs are SE/NE 1560 series introduced by signetics and LM560 Series by National Semiconductor.

The SE/NE 560, 561, 562, 564, 565 & 567 mainly differ in operating frequency range, power supply requirement, frequency & bandwidth adjustment ranges. But 565 is the most commonly used PLL.

565 is available as a 14-pin DIP package & 10-pin metal can package.




Fig. PIN diagram.

A value b/w 3kΩ & 20kΩ is recommended for R₁ in VCO circuit.

adjusted with R_T & C_T to be at the C_{ip} of the i_{ip} frequency range

The output frequency of the VCO f_o can be written as

$$f_o = \frac{0.25}{R_T C_T} \text{ Hz.}$$

Where R_T - external Resistor.

C_T - Capacitor connected b/w pin 9 & pin 8.





Fig: NE/SE 565 PLL block diagram.



Application of PLL

AM detection:-




Fig. Block diagram of AM detection

Using PLL

* The block diagram of PLL connects AM detector is shown in figure that is used to demodulate AM signal

* AM input is applied to PLL it produces a carrier ω_c with a same frequency locked to the carrier frequency of the incoming signal.

* A PLL always provides an output with 90° phase of an incoming signal.

* The multiplier accepts one input from the output of PLL & another ω_c is connected directly from an AM i/f signal through the 90° phase shifter.

2.31

90° phase shifter is used to compensate the AM i/p sig with the phase of PLL o/p.

Both the sum & difference signals are produced by a multiplier to the low pass filter.

After filtering low pass filter leaves the demodulated sig to the o/p terminal of AM detector.

Advantage:-

A high selectivity and the noise immunity which is not supported by conventional AM detector.

Fm detection:-




Fig:- Block diagram of FM detection using PLL.

- * FM detector is used to modulate FM signal.
- * The three major blocks of the detector are phase detector, low pass filter, and VCO.
- * Most PLLs are having phase detector and VCO on a chip and external terminals are provided to make a low pass filter.
- * An FM i/p sigl is applied as a one input to the phase detector.
- * Another input is connected with the output of VCO. Usually VCO provides 90° phase difference for its i/p.
- * The phase detector utilizes two i/p's with same frequency and 90° phase difference.
- * Now it responds zero error voltage to the output ~~of~~ terminal that is the loop locked in an equilibrium state.
- * Thus an error is reduced and the loop gets locked in an equilibrium state.
- * However, the loop error can be reduced significant level to produce a modulating signal.
- * Usually the PLL connected FM detector is used in noise modulation process.

FSK modulation & Demodulation.

FSK modulation:-

* FSK is a type of binary data transmission techniques that is widely used in radio teletype as a subcarrier tones, computer peripherals and communication fields.




Fig:- FSK Modulator.

* In the FSK the above mentioned frequencies gives the total frequency deviation 200Hz and the center frequency of 1170Hz.

For the PLL the lock range is

$$\Delta f_L = \frac{1}{2\pi f} \frac{\Delta f_{res}}{\Delta t}$$

where f is the break frequency of Low pass filter.

The capture range is

$$\Delta f_{cap} = \sqrt{f \times \Delta f_L}$$

* Normally in the FSK techniques the binary data is transmitted b/w the two set of frequencies that allow retrieval the binary data is receiving side using Frequency modulation.


FSK demodulation:

* In digital data communication and computer peripheral, binary data is transmitted by means of a carrier frequency which is shifted b/w two preset frequencies.

* This type of data transmission is called frequency shift keying demodulation technique.

* The binary data can be retrieved using a FSK demodulator at the receiving end.

* The SPS PLL is very useful as a FSK demodulator.



* FSK demodulator using PLL for teletypewriter
 Signals of 1070 Hz and 1270 Hz.

* The signal appears at the input, the loop locks to the input frequency and tracks it b/w the two frequencies with corresponding dc

Frequency Synthesizing:-

* Frequency Synthesizer is produce multiple desired no. of frequencies from a stable input frequency.

* The block diagram of frequency Synthesizer which consists of reference oscillator, phase locked loop and a frequency divider with a factor N .

* phase locked loop develops the output frequency f_o , and it applied as input for the N factor frequency divider ($f_d = f_o/N$). phase detector compares to identify phase difference b/w the i/p frequency (f_{in}) and the frequency divider output (f_d)

* the feedback signal frequency f_d is equal to the input reference frequency f_{in} . when the loop is in the locked state

237

* Thus the frequency divider output frequency f_d is equal to an input frequency f_{in} . So that the input frequency f_{in} is equal to

$$f_d = f_{in} \quad (\text{ie}) \quad f_o = N f_{in}.$$

* If N is an integer the frequency step is equal to input reference frequency f_{in} .





Fig. Block diagram of frequency synthesizer using PLL.

- * For a fine resolution, the reference frequency should be very low.
- * Since a shorter switching time is desired, it limits the frequency resolution of this system.



Offset error:-

Offset error is defined as the difference of actual output from ideal output. The ideal output should be zero.

(iii) The offset error is nullified by adjusting the actual signal to up or down until it goes through the origin.





Fig DAC Offset error

Gain error:-

Gain error is a difference b/w ideal and actual value of output at full scale value, when the offset error has been reduced zero.



Monotonicity :-

A monotonic D/A Converter is one in which the output always increases as the input increases.

If the maximum DNL error is less than 1LSB, then a D/A Converter is guaranteed to be monotonic.



Settling Time

In D/A converter, the settling time is defined as the time it takes for the converter to settle within some specified amount of the final value.

Sampling rate :-

Sampling rate is the rate at which samples can be continuously converted and is typically the inversion of the conversion time.

Weighted Resistor DAC

Circuit uses a summing amplifier

A binary weighted resistor network.

It has n -electronic switches d_1, d_2, \dots

Controlled by binary input word. These

switches are single pole double throw type




Fig:- Simple weighted resistor DAC

If the binary input to a particular switch is 1, it connects the resistance to the reference voltage ($-V_R$)

If the input (binary digit) bit is 0, the switch connects the resistor to the ground

The output current I_0 for an ideal (4.5)
OP-amp can be written as

$$I_0 = I_1 + I_2 + I_3 + \dots + I_n$$

$$= \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \dots + \frac{V_R}{2^n R} d_n$$

$$I_0 = \frac{V_R}{R} (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$$

For a voltage output, the D/A converter is described as

$$V_0 = k V_R (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$$

Compare the voltage and current eqns

if $kR = R$ then $k=1$ and $V_{FS} = V_R$

Digital input code	Analog output
000	0
001	$\frac{1}{8} V_R$
010	$\frac{2}{8} V_R$
011	$\frac{3}{8} V_R$
100	$\frac{4}{8} V_R$
101	$\frac{5}{8} V_R$
110	$\frac{6}{8} V_R$
111	$\frac{7}{8} V_R$

The circuit uses a negative reference voltage.
The analog output voltage is a staircase function for a 3-bit weighted resistor DAC.

i) Although the op-amp is connected in inverting mode, it can also be connected in non-inverting mode.

ii) The op-amp is simply working as a current to voltage converter.

iii) The polarity of the reference voltage is chosen in accordance with the type of the switch used.

Disadvantage:-

Wide range of resistor values requires better resolution. The input binary word length has to be increased.

The fabrication of such a large resistor in IC is not practical. The voltage drop across such a large resistor due to the bias current also affects the accuracy.

(4.7)

R-2R Ladder DAC

Current mode
R-2R
Ladder type

Voltage mode
R-2R
Ladder type

Current mode R-2R ladder type:-

In weighted resistor type DAC and R-2R ladder type DAC, current flowing in the resistors changes as the input data changes. More power dissipation causes heating which creates non-linearity in DAC. The serious problem can be avoided completely in Inverted R-2R ladder type DAC.

A 3-bit inverted R-2R ladder type DAC where the position of MSB and LSB interchanged.

Each input binary word connects the corresponding switch either to ground or the inverting input terminal of the OP-AMP which is also at virtual ground.

Consider a reference current of 2mA at node A the equivalent resistor is $2R$. Thus 2mA of reference input current divides equally to value 1mA at node A.

At node B, the equivalent resistor is $2R$. Thus 1mA of current further divides to value 0.5mA at nodes.

Constant current in each branch of the ladder implies constant voltage. The ladder node voltage remain constant at $V_R/2^0, V_R/2^1, V_R/2^2, \dots$

The circuit works on the principle of summing currents and is also said

Voltage mode R-2R ladder type.

Fig. R-2R Ladder D/A Converter (Voltage mode)


* The reference voltage $-V_r$ is applied to one of the switch positions, and the other switch position is connected to ground.

* Consider 3-bit R/2R ladder DAC with binary input 100. The network can be reduced for $b_1=1, b_2=0, b_3=0$.

* The output voltage is $V_r/2$, which is equivalent to binary input 100. General expression for V_o can be

$$V_o = -I_{out} R_f$$

4.9



Switches for DAC Converters:-

There is always a need for switches in circuits and systems involving analog signals.

The closing & opening of the switches control the signal flow.


These switches are normally operated by digital signals.

Switches Emitter followers:-

The diodes & transistors can be used as switches in D/A Converters.

The characteristics of FETs acting as simple resistors make them ideal switches.

The Bipolar transistors also have negligible resistance when they are operated in saturation.



The switching arrangement of a D/C converter using two transistors connected as emitter followers.

The Bipolar transistors offer high resistance when operated in saturation.

Switches of MOS transistors

The totem pole MOSFET switch is connected in series with the resistors of $2R$ m/w.

Therefore the ON resistance of the switch must be very low & they should operate with zero offset voltage.

The inherent offset voltage of bipolar transistor, when in saturation limits use as a switch.

The complementary of Q_1 & Q_2 drive the gates of the MOSFETS M_1 & M_2 respectively.

4.13




Fig. totem pole MOSFET




Fig. CMOS inverter

Switches using CMOS inverter

R-2R ladder D/A Converter are suitable for monolithic fabrication in CMOS technology.

The switches for such D/A Converters are realized using CMOS transistors and the ladder resistors R and 2R fabricated using thin film deposition over the diffusion region in the CMOS die.

Switches for multiplying types of ADC




Fig. Switching for D/A Converter using

The heart of the switching element is

formed by the transistors M_1 & M_2

The remaining transistors accept T or CMOS compatible logic inputs and provide the anti-phase gate drives for the transistors M_1 & M_2 .

When the logic input is 0 M_1 is OFF and M_2 is ON. Therefore the current I_c is diverted to the I_o bus.

When the logic i/p is 1 M_1 is ON & M_2 is OFF. Therefore the current I_c is diverted to the I_o bus.

High Speed sample & Hold Circuit.

Accurate analog to digital conversion the analog input voltage should be held constant during the conversion cycle.

If the analog input voltage changes by more than $\pm \frac{1}{2}$ LSB an error can occur in the digital output code.

The sample and hold circuit name implies, sample an input signal and holds on to its last sampled value until the input is sampled again.




Fig:- input output response of sample & hold

Analog switches:

JFET can be used as an analog switch. Gate - Source voltage V_{GS} is restricted to two values: 0V or a large negative voltage.


Shunt switch:


JFET used as shunt switch. When $V_{GS} = 0$, JFET acts as a closed switch & $R_{DS} \ll R_D$ so the voltage divider action is very small.

Series switch:

JFET used as a series switch. When $V_{GS} = 0V$, the switch is closed and $V_o = V_i$.

When V_{GS} is more negative than $V_{GS(off)}$, the JFET is off.





A/D Converter Specifications:-

Analog to digital converter similar to D/A converter performance also characterized in terms of offset and gain error.

Offset error

The deviation of $V_{00\dots01}$ from 0.5 LSB .

The offset error is the difference between the actual location of the binary code transition and $\frac{1}{2} \text{ LSB}$ and the ideal separation of $V_{FSR} - 2 \text{ LSB}$.




Fig. offset error of A/D converter

Gain Error:-

4-19

The gain error is the difference between the actual locations of the last and first transition and the ideal separation of $V_{FSR} - 2LSB$.




Fig. Gain error of A/D converter.

Integral Non-linearity Error:-

The largest vertical difference b/w the code center point of the actual transfer curve and the line connecting the endpoints on the curve is called as Integral non-linearity Error.

Differential Nonlinearity Error:-

The largest deviation (d) between the actual difference of two adjacent threshold voltages and the ideal difference value (V_{LSB})

$$DNL = d - V_{LSB}$$

Missing codes:-

Although monotonicity is appropriate for D/A converter, the equivalent term for A/D converter is missing code.

A/D converter is guaranteed not to have any missing code if the maximum DNL error is less than 1LSB or if the maximum INL error is less than 0.5LSB.

Code width:-

The width of a given output code is the range of analog input voltages for which that code is produced.

The code widths are referenced to the ^{4.21} weight of 1 least significant bit (LSB), which is defined by the resolution of the converter and the analog reference voltage.

Acquisition time :-

A successive approximation A/D converter will have a track and hold circuit at the analog input.


Internally the track & hold circuit is implemented as a charge holding capacitor that is disconnected from the analog input pin just before the A/D conversion begins.


Monotonicity :-

A/D converter is said to be monotonic if for increasing (decreasing) analog input, the digital output code either increases (decreases) or stays the same.

monotonic behaviour does not guarantee that there will be no missing codes.

monotonic behaviour is an especially important characteristic for A/D converters used in feedback control loops since non-monotonic





input voltage (v _a)	x ₇	x ₆	x ₅	x ₄	x ₃	x ₂	x ₁	x ₀	y ₂	y ₁	x ₆
0 to v _e /8	0	0	0	0	0	0	0	1	0	0	0
v _e /8 to v _e /4	0	0	0	0	0	0	1	1	0	0	1
v _e /4 to 3v _e /8	0	0	0	0	0	1	1	1	0	1	0
3v _e /8 to v _e /2	0	0	0	1	1	1	1	1	0	1	0
v _e /2 to 5v _e /8	0	0	0	1	1	1	1	1	1	0	1
5v _e /8 to 3v _e /4	0	0	1	1	1	1	1	1	1	1	0
3v _e /4 to 7v _e /8	0	1	1	1	1	1	1	1	1	1	0
7v _e /8 to v _e	1	1	1	1	1	1	1	1	1	1	1

Successive Approximation Converter.

Successive approximation technique uses a very efficient code search strategy to complete n -bit conversion in just n clock periods.

An eight bit converter would require eight clock pulses to obtain a digital o/p

The block diagram consists of a DAC, a comparator and a Successive Approximation Register (SAR)






Fig:- Functional diagram of Successive Approximation ADC.





* If the analog input is more than the -ive input of the comparator and comparator output goes high.

* The output of the ramp generator is connected to the -ive terminal of the comparator. High output of the comparator enables + AND gate which allows clock to reach the counters and high o/p starts the counter.

* The ramp voltage goes +ive until it exceeds the i/p vge, when it exceeds V_i comparator o/p goes low. This disables AND gate which stops clock to the counters.

Limitation:-

* Resolution is less

* Variations in ramp generator due to time, temperature or i/p vge sensitivity also cause a lot of problem.

Dual slope ADC.

The analog part of the circuit consists of a high input impedance buffer A_1 , precision integrator A_2 , and a voltage comparator.

The converter first integrates the analog input signal V_a for a fixed duration of 2^n clock periods.




Fig. Dual slope ADC.

N represents desired o/p code

operation of the circuit Before the command arrives, the switch SW_1 is connected to ground and SW_2 is closed.

Any offset voltage present in the amplifier Comparator loop after integration, appears across the capacitor C_{p2} till the threshold of the comparator is achieved.

The capacitor C_{p2} thus provides auto compensation for the input offset volt of all the three amplifiers.

The counter at t_3 is proportional to the analog input voltage V_a


$$T_1 = t_2 - t_1 = \frac{2^n \text{ counts}}{\text{Clock rate}}$$

$$2 \cdot t_3 - t_2 = \frac{\text{digital count } N}{\text{Clock rate}}$$

For an integrator

$$\Delta V_o = (-1/RC) V(\Delta t)$$

The voltage V_1 is given by



A/D Converter using Voltage to Time Conversion


The voltage to time conversion can be easily obtained by using voltage to frequency converter.

Time is reciprocal of the frequency. The frequency of voltage to frequency converter can be easily converted to time using a counter, monostable multivibrator and a latch.

A negative going pulse is used to trigger the monostable multivibrator. The same pulse is used to reset the counter.

The input voltage is applied to the voltage to frequency converter. It produces the output pulses whose frequency is linearly proportional to the input.

When the trigger is applied to the monostable multivibrator its output goes high for the particular time period.



OVER Sampling A/D Converters:-

oversampling converters ease analog requirements at the expense of more digital circuitry.

The principal benefits of oversampling followed by digital filtering are relaxed analog-filter requirements and quantization noise reduction.

It has additional benefits that is high resolution (≥ 16 bits).

The digitization process of the input signal from f_c to the sampling frequency.





Fig. Nyquist sampling with analog filter.

The range consists of two zones. Zone-I extending from dc to $f_s/2$ and Zone-II extending from $f_s/2$ to f_c .



The transition band of the analog filter preceding the digitizer is now much wider providing an opportunity for a drastic reduction in the noise.




Fig:- over Sampling with analog & digital filtering.

The quantization noise is now spread over a wider band

$$e_{q,rms} = \frac{q}{\sqrt{k f_s / 2}}$$

indicating a spectral-density reduction by \sqrt{k}




Fig:- Spectral density of over sampling


The rms noise at the o/p of the digitizer is $\frac{V_{FS} R}{2^n \sqrt{12}}$


Eq. $\frac{V_{FS}}{2^n \sqrt{12}}$ Expressing km the form $k = 2^m$

case - $6.02(n + 0.5m) + 1.76$ dB

(5-1)

UNIT - 5
WAVEFORM GENERATORS
&
SPECIAL FUNCTION IC's.


Sine-wave generator:-




*) AS oscillator is basically a feed back circuit where a fraction V_f of the output voltage V_o of an amplifier is feedback to the input in the same phase.

*) For sustained oscillation $A_v B = 1$ that is magnitude condition $|A_v B| = 1$ and phase condition $A_v B = 0^\circ$ or 360° must simultaneously satisfy in the circuit.

*) There are different types of sine-wave oscillators available according to the range of frequency, namely RC oscillators for audio frequency and LC oscillators for radio frequency range.



The frequency is determined by the time it takes the capacitor to charge from $-βV_{sat}$ to $βV_{sat}$ & vice versa. (5.2)






Fig. output & Vc waveform.


The voltage across the capacitor as a function of time is given by

$$V_c(t) = V_f + (V_i - V_f) e^{-t/RC}$$

$V_f = +V_{sat}$ → final value.

$V_i = -βV_{sat}$ → initial value





Monostable multivibrator:-

The monostable multivibrator is also called as **one-shot multivibrator**.

It has only **one stable state** exists.

When an external trigger is applied the output changes its state.

The new state is called **quasi-stable state**.

The circuit is used for generating single output pulse of adjustable time duration in response to a triggering signal.

The width of the output pulse depends only on the one external components connected to the op-amp.

To analyse the circuit Assume that in the stable state. output V_o is at $+V_{sat}$.

The +ive trigger of magnitude V_i is applied to the +ive input terminal.

$$(i.e.) ([\beta V_{sat} + (-V_i)] < 0.7V)$$

The output of the op-amp will switch from $+V_{sat}$ to $-V_{sat}$.





Fig. Monostable multivibrator.



The general solution for a single time constant low pass RC circuit with v_i & V_f as initial & final values is

$$V_o = V_f + (v_i - V_f) e^{-t/RC}$$

$$V_f = -V_{sat} \text{ \& } v_i = V_D \text{ (diode forward } V_D)$$

The output V_o is

$$V_o = -V_{sat} + (V_D + V_{sat}) e^{-t/RC}$$

$$(V_D + V_{sat}) e^{-t/RC} = V_{sat} (1 - \beta)$$

$$e^{-t/RC} = \frac{V_{sat} (1 - \beta)}{V_{sat} (1 + V_D/V_{sat})}$$

$$e^{-t/RC} = \frac{1 - \beta}{(1 + V_D/V_{sat})}$$

Taking natural log on both sides.

$$T = RC \ln \frac{(1 + V_D/V_{sat})}{(1 - \beta)}$$

$$\text{where } \beta = R_2 / (R_1 + R_2)$$

The monostable multivibrator circuit is also referred to as **Time delay circuit** as it generates a fast transition at a predetermined time T after the application of input Trigger.

It is also called a **gating circuit** as it generates a rectangular wave at a

59

Triangular wave generator:-

← Square wave generator → | ← Integrator →

Fig:- Triangular wave generator

- * A triangular wave can be obtained by integrating a square wave.
- * A triangular wave generator can be formed by simply connecting an integrator to the square wave generator.

Fig:- output wave form.

* Triangular wave is generated by alternatively charging & discharging a cap with a constant current.

* Assume v_o' is high at $+V_{sat}$. This forces a constant current $(+V_{sat}/R_3)$ through C (left to right) to drive v_o .

* When v_o' is low it forces a constant current $(-V_{sat}/R_3)$ through C (right to left) to drive v_o positive.

* The amplitude of the square wave is constant at $\pm V_{sat}$. The amplitude of the triangular wave will decrease as the frequency increases.

* The effective voltage at point P during the time when op of A, is at $+V_{sat}$ level is given by

$$-V_{ramp} + \frac{R_2}{R_2 + R_3} (+V_{sat} - (-V_{ramp}))$$

At $t = t_c$, the voltage at point P becomes equal to zero.

at $t = t_2$ when the output of A_1 switches from $-V_{sat}$ to $+V_{sat}$ (5.11)

$$V_{ramp} = -\frac{R_2}{R_3} (-V_{sat})$$

$$V_{ramp} = \frac{R_2}{R_3} (V_{sat})$$

* Peak to peak amplitude of the triangular wave is

$$V_o(PP) = +V_{ramp} - (-V_{ramp})$$

$$= 2 \frac{R_2}{R_3} V_{sat}$$

Putting the values in the basic integral equation

$$V_o = \frac{1}{RC} \int v_i dt$$

$$V_o(t) = -\frac{1}{R_1 C_1} \int_0^{t/2} (-V_{sat}) dt$$

$$= \frac{V_{sat}}{R_1 C_1} \left(\frac{T}{2} \right)$$

$$T = \frac{2 R_1 C_1 V_o(PP)}{V_{sat}}$$


* Sub the value of $V_o(PP)$ from eqn 2

$$T = \frac{2 R_1 C_1 (2 R_2 / R_3) V_{sat}}{V_{sat}}$$

$$T = \frac{4 R_1 C_1 R_2}{R_3}$$

Hence the frequency of oscillation is


Saw-tooth wave generator:-




* The difference between the triangular and sawtooth waveform is that the rise time of the triangular wave is always equal to its fall time.

* The same amount of time is required for the triangular wave to swing from $-V_{ramp}$ to $+V_{ramp}$ as for $+V_{ramp}$ to $-V_{ramp}$.

* The sawtooth waveform has unequal rise and fall times. It may rise more times faster than it falls more times.





When switch is at position A, the capacitor charges at a rate determined by current source I_A .
 Once capacitor voltage reaches V_{UT} , the upper comparator (CMP1) triggers & resets the flip-flop output.




Fig. Block diagram of ICL 8038 function generator.

This causes the switch position to change from position A to B. Now capacitor starts discharging at the rate determined by the current source I_B .

once the capacitor reaches V_{LT} , the lower comparator (COMP₂) triggers and sets the flip-flop output. This causes the switch position to change from position B to A and this cycle repeats.

We get square wave at the output and triangular is then passed through the on chip wave shaper to generate sine wave.

The rec current flowing out of capacitor C should be positive. $2I_B > I_A$. Discharge capacitor and hence $2I_B > I_A$ frequency of output wave is

$$f_0 = \frac{1}{T}$$

$$\text{where } T = T_c + T_d$$

T_c - charging time.

T_d - discharging time.

$$f_{out} = \frac{3V_i}{CR_A V_{CC}} \left(1 - \frac{R_B}{2R_A} \right)$$

Duty cycle is given by

$$\%d = \frac{T_c}{T_c + T_d} \times 100 = \left(\frac{1 - \frac{R_B}{2R_A}}{2} \right) \times 100$$

Application:

- Communication
- Telemetry
- Electronic music
- Testing & Calibration

TIMER IC 555

The 555 timer is a highly stable device for generating accurate time delay or oscillation.

Sigmetec Corporation first introduced the SE 555/NE 555 and two package styles.

- 1) 8-pin circular style
- 2) TO-99 can or 8-pin mini DIP or 14 pin DIP.




Fig. Pin diagram of 555 Timer.


The 555 timer can be used with supply voltage in the range of 4.5V to 18V and can drive load up to 200mA. It is compatible with both TTL & CMOS logic circuits.

Because of the wide range of supply voltage the 555 timer is versatile and easy to use in various applications.

Such as oscillator, burglar alarm,


operation of 555 → Monostable operation
 mode of 555 → Astable operation.

Monostable operation:



In the standby state, FF holds transistor Q_1 on, thus clamping the external timing capacitor C to ground. The output remains at ground potential (low).

The trigger passes through $V_{cc}/3$, the FF is set ($\bar{Q} = 0$). This makes the transistor Q_1 off and the short circuit across the timing capacitor C is released.



Astable operation:





Fig. Astable Multivibrator using

Astable multivibrator device is connected for astable operation and comparing with monostable operation, the timing resistor is now split into two sections R_A & R_B .

Pin 7 of discharging transistor Q_1 is connected to the junction of R_A and R_B .

When the power supply V_{cc} is connected, the external timing capacitor C charges towards V_{cc} with a time constant $(R_A + R_B)C$.

If the output pin 3 is high state level is equal to V_{cc} .



DC Voltage Regulator -

The function of a Voltage regulator is to provide a stable dc voltage for powering electronic circuits.

A voltage regulator should be capable of providing substantial output current.



Three terminal Fixed Voltage Regulator:-

The 78XX series are three terminal positive fixed voltage regulators with seven output voltage options available such as 5, 6, 8, 12, 15, 18 & 24 V.

In 78XX the last two numbers (XX) indicate the output voltage.

79XX series of fixed output -ve voltage regulators which are complementary to the 78XX series devices.

notes4free.in




Fig:- Three terminal positive monolithic Regulator.

Three terminal voltage regulators have 3 terminals namely input which is unregulated (V_{in}), regulated output (V_o) and common or a ground terminal.

These regulators do not require any feedback connections.

The output capacitor C_0 may not be needed but if used, it improves the transient response of the regulator.

Line / Input regulation:-

It is defined as the % change in the output voltage for a change in the input voltage.

Load regulation:-

The change in output voltage for change in load current and of V_o .

Ripple Rejection:-

The IC regulator not only keeps the output voltage constant but also reduces amount of ripple voltage.

Dropout voltage:-

The difference b/w i/p & o/p voltage ($V_{in} - V_o$) called dropout voltage.

Output resistance:-

It is the rate of change of output voltage with respect to the output current. It should be small.



Fig. metal can package




Fig. plastic package

The minimum output voltage is the value of the fixed voltage available from the regulator.

The LM117, 217, 317 positive regulators and LM137, 237, 337 negative regulators have been specially designed to be used for obtaining adjustable output voltage.

Three terminal Adjustable Voltage Regulator (LM317) ^{5 RP}

Adjustable Voltage Regulator, output voltage can be adjusted 1.2V upto 57V.

The adjustable voltage regulators have become more popular because of versatility performance & reliability.

The LM317 series is the most commonly used general-purpose adjustable voltage regulator.




Fig:- connection diagram of LM317 Regulator.

The LM317 requires only two external resistors to set the output voltage.

Reference voltage is impressed across resistor R_1 and since the voltage is constant, the current I_1 is also constant for a given value of R_1 . Because resistor R_1 sets current I_1 . It is called current set or program resistor.

The output voltage V_o is

$$V_o = R_1 I_1 + R_2 (I_1 + I_{adj})$$

where $I_1 = \frac{V_{ref}}{R_1}$

R_1 - current (I_1) set resistor

R_2 - output (V_o) set resistor

I_{adj} - Adjustment pin current

I_1 value sub in V_o output voltage.

$$V_o = R_1 \left(\frac{V_{ref}}{R_1} \right) + R_2 (I_1 + I_{adj})$$


$$V_{ref} + \left(\frac{V_{ref}}{R_1} \right) R_2 + R_2 I_{adj}$$

$$V_o = V_{ref} \left(1 + \frac{R_2}{R_1} \right) + R_2 I_{adj}$$

The LM337 series of adjustable voltage regulator is complement of the LM317 series.

Advantage:-

- * Easy to use.
- * It greatly simplifies power supply design.
- * Due to mass production.
- * Low in cost.
- * Its voltage regulators are versatile.



* The error amplifier compares a sample of the output voltage applied at the input terminal to the reference voltage V_{ref} applied at the NI input terminal.

* The error signal controls the conduction of Q_1 . These two sections are not internally connected but the various pins on the IC package.

* The difference between input voltage and output voltage which is directly fed back to the I_{nd} terminal is amplified by the error amplifier.

Features:

* It has good line & load regulation.

* Application like series, shunt, switching & floating regulator.

* Low temperature drift & high ripple rejection.

* Small size, lowest cost.

Monolithic Switching Regulator

The switching regulator, also called **switched mode regulator** operate in different way from a conventional series regulator.

To improve the efficiency of a regulator the series-pass transistor is used as a switch (turn ON & OFF) than a variable resistor in the linear mode.

The efficiency of a series switching regulator is independent of the input/output different (95%).




Fig. Basic switching regulator.

* The duty cycle of the pulse waveform determines the relationship between the input and output voltages.






Fig. switching power supply waveform

* A high frequency triangular waveform is used to reduce the ripple.



Switched Capacitor filter IC MF10

The MF10 is a 20 pin Switched capacitor variable filter IC from National Semiconductor.

The critical frequency is adjustable from 0.1 Hz to 30 kHz with the externally generated clock.

The maximum clock frequency is 1 MHz.

It contains two second order state variable filters one on the top and the other at the bottom with the control pin floating in the center.

The following relations are,


$$Q = \sqrt{\frac{R_2}{R_1} \times \frac{R_3}{R_4}}$$

$$f_0 = \frac{f_{clk}}{100} \times \sqrt{\frac{R_2}{R_4}}$$

(or)

$$f_0 = \frac{f_{clk}}{50} \times \sqrt{\frac{R_2}{R_4}}$$

The external resistors can be carefully chosen to obtain flexibility.



MF 10 can be operated in several different modes, the state variable mode provides an overall better performance.

When cascading the two stages of the MF10 to make a fourth order filter, the critical frequency of each stage is staggered that is kept away from the desired overall filter 3-dB frequency.

By proper choice of resistor it is possible to use the same value for both the stages.

The following relations are obtained

$$A_{0dB} = -\frac{R_2}{R_1} \text{ for } f = \frac{1}{2} f_{clk}$$

$$A_{0dB} = -\frac{R_3}{R_1}$$

$$A_{0dB} = -\frac{R_4}{R_1}$$

We obtain a unity gain state variable

circuit if $R = R_1 = R_2 = R_4$

This simplifies the parameter relationship as

$$A_{\text{unity gain}} = \frac{R_3}{R_2}$$

$$f_{\text{unity gain}} = \frac{f_{clk}}{10} \text{ or } \frac{f_{clk}}{50}$$

$$= -1 \text{ for } \frac{1}{2} f_{clk}$$

5-35

Frequency to voltage & voltage to Frequency converter ::

Voltage to Frequency converter:

The 9400 is designed for pulse and square wave outputs having a frequency range 1KHz to 100KHz.


The Input can be either current or voltage and the output can interface with most form of logic.


A V/F converter equivalent circuit consists of an integrator, comparators, a delay network, a divide by 2-network and open collector output transistors.

The input current $I_{in} = \frac{V_{in}}{R_{in}}$ is converted to a charge by the integrating capacitor C_{int} and shows up as a linearly decreasing voltage V_A at the o/p of the op-amp integrator.

$$V_A = - \left(\frac{I_{in}}{C_{int}} \right) t$$

I_{in} - input current (Amperes).





Frequency to voltage Converter

When used as an F/V Converter the 9400 generates an o/p voltage is linearly proportional to the input frequency waveform.


Features:-

- * it includes dc to 100kHz operation
- * op-amp o/p.
- * It has programmable scale factor
- * high input impedance ($>10M\Omega$)
- * its capability to accept any voltage wave shape.

When 9400 is used as a F/V Converter the input frequency is applied to the five input of the comparator.

The Comparator threshold voltage is $\pm 200mV$. The input signal amplitude must be greater than $\pm 200mV$ in order to trip the comparator.

If only a unipolar input signal is available, it can be converted into a bipolar waveform by using the offset.



AUDIO & VIDEO POWER Amplifiers.
Power amplifier is classified into
the two types.

i) Audio power amplifiers.

ii) Video power amplifiers.


Audio power amplifier:- (Lm380)

A variety of monolithic as well as hybrid power amplifiers are commercially available.

The power amplifiers differ from signal general-purpose op-amps in delivering various amounts of power are nearly compact.

Features:-

- * Internally fixed gain of 50 (34dB).
- * Wide supply voltage range (5 to 22V)
- * Output is short-circuit proof with internal thermal limiting.
- * High peak current capability
- * High impedance.
- * Standard dual-in-line-package.



video amplifier:-

A video amplifier has to amplify signals over a wide band of frequencies (20 MHz)


It is necessary for:-

i) All the frequencies must be amplified equally to maintain the same relative amplitudes.

ii) The relative phase of all the frequency components in the output must be the same as at the input.

video amplifier is a wideband amplifier with bandwidth from dc to high frequency up to few MHz.

At low frequencies the problem may be eliminated by direct coupling which is readily possible for one or two limited number of stages.



Isolation amplifier:-

An isolation amplifier is an amplifier that offers an ohmic or electrical isolation between its input and output terminals.

Isolation amplifiers are often used when there is a very large common mode voltage difference b/w the input and output side of the devices.

The isolation in the isolation amplifier is achieved by use of transformer or use of optically coupled device.



Fig. Different symbols used

for isolation amplifiers.

An important characteristics of an isolation amplifier is the linearity of the input

to output transfer characteristics.

5-45

But the non-linear input current to light output characteristics is a problem in this regard.

There are two methods used to obtain high degree of linearity.

- a) LED-photo transistor couplers.
- b) Isolated current amplifiers with feedback linearization.

An isolation amplifier in which a LED, photo transistor couplers are used as an opto isolator.

LED-photo transistor coupler is used in the feedback loop amplifier.

The second LED photo transistor coupler is used at the input of amplifier.


Both LED-photo transistor couplers used with matched characteristics, are driven by the same amplifier.

Due to the matched characteristics of the two LED-photo transistor pairs, the non-linear characteristics & temperature dependence get compensated.

Opto Coupler and fiber optic I.c.s.

* The combined package of a LED and a photodiode is called an opto coupler.

* It is also called an opto isolator or an optically coupled isolator.



* The source V_1 and series resistance R_1 decide the forward current I_1 through the LED. Thus LED emits the light. This light is incident on a photodiode.

* A reverse bias current is set up in the output circuit. This current produces a drop across the output resistance R_2 .

$$V_{out} = V_2 - I_2 R_2$$

Characteristics:

- * Current transfer ratio.
- * Isolation vges b/w i/p & o/p.
- * Response time.
- * Common mode Rejection.
- * Bandwidth.

Features:-

- * The isolation voltage $\pm 2500V$.

(5-47)

- * Total power dissipation is 250mW
- * Low cost dual in line package.

Advantage :-

- * Electrical isolation b/w i/p & o/p circuit.
- * The response times of optocoupler is small
- * Capable of wideband signal transmission
- * Easy interfacing with logic devices.
- * Compact & light weight.

Fiber Optic IC

- * A fiber optic technology is well suited for such applications, fastest growing segments in the electronics market.
- * Number of fiber optic product can be used to implement a range of different fiber optic interfaces.

Optical Switch

Modulation of Light

* Two most important Advantages of fiber optic system over copper wire conventional systems are.

* The low level of attenuation on high frequency signals. This is what is required for long distance telephone lines and computer networks.

* The lack of RFI radiation and a low sensitivity of EMI noise which increases the accuracy and the security of the data transmission.

* All the devices such as optical modulators, opto couplers, wave length multiplexers and optical switches can be fabricated on a single fiber using diffusion to obtain integrated fiber optic components.

* It is possible to fabricate electronic components along with optical components to obtain monolithic fiber optic chip.

* The chip provides low cost, highly reliable, highly functional, highly accurate optical transmitters & receivers which can operate at very high data rates.