


8/2/17

## Microprocessor based computer system.

It has 5 components



Its input devices:- keyboard, mouse, scanner, joystick etc

Output devices:- monitor, speaker, printer, projector

Microprocessor:-

- (1) 8086/8080

- |                |              |
|----------------|--------------|
| (2) 80186      | (12) core-i3 |
| (3) 80286      | (13) core-i5 |
| (4) 80386      | (14) core-i7 |
| (5) 80486      |              |
| (6) Pentium    |              |
| (7) Pentium 2  |              |
| (8) Pentium 2  |              |
| (9) Pentium 3  |              |
| (10) Pentium 4 |              |
| (11) core-i2   |              |

notes4free.in

**Buses** :- group of communication lines carries the same type of information in the form of bits, i.e. either data, or address or control information.

There are 3 types of buses.

1. **Address bus** :- It carries address information from microprocessor to memory device or i/o device. It is unidirectional.

Suppose, A processor has  $n$ -address lines or  $n$ -bits of memory address, The no of memory locations can be addressed into, that processor is  $2^n$

$n = 20$  bits

no of memory address =  $2^n = 2^{20} = 1M$

$1K = 1024 = 2^{10}$

$1M = 2^{20} = 1K \times 1K$

$1G = 2^{30} = 1K \times 1K$

Address Hex  $21K$

**Address in Binary**

$A_{19}$ $A_{18}$ $A_{17}$ $A_{16}$ $A_{15}$ $A_{14}$ $A_{13}$ $A_{12}$ $A_{11}$ $A_{10}$ $A_9$ $A_8$ $A_7$ $A_6$ $A_5$ $A_4$ $A_3$ $A_2$ $A_1$ $A_0$	Addr in Hex
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 H
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	0 0 0 0 1 H
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	0 0 0 0 2 H
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1	0 0 0 0 3 H
⋮	⋮
⋮	⋮
⋮	⋮
⋮	⋮
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FFFFFH



The above table shows processor has 20 address lines i.e.  $2^{10} \times 8 \text{ bits}$

$$2^{10} \times 8 = 2 \text{ MB}$$

Size of each memory location is 8-bits or 1 byte.  $\therefore$ , The no. of bits can be stored in a processor which has 20<sup>th</sup> address bits is equal to

$$2^{20} \times 8 \text{ bits} = 1 \text{ M} \times 8 \text{ bits} = 1 \text{ MB}$$

Data bus:- It carries data information from memory to processor or vice versa depending on the instruction. It also carries data information from processor to o/p device or i/p device to processor.


The width of data bus depends on the word length of the microprocessor.

Control bus:- It carries the control information from processor to i/p devices or memory device.  $\overline{RD}$  and  $\overline{WR}$  are the control signals for Read and Write operations respectively.

1. Briefly Explain the history of intel family of microprocessors.

How many bit of Processor  
 data bus width  
 Add bus — " —  
 no of instance<sup>n</sup>  
 memory size etc

2.




CAMBRIDGE  
 INTERNATIONAL UNIVERSITY

(SOURCE DIGINOTES)



# Internal block diagram of 8086/8088 architecture of 8086/8088

1. 8086/88 is a 16 bit  $\mu$ P
2. width of data bus is 16-bit
3. width of Address bus 20 bits
4. no of memory locations is that can be addressed into 8086/88 is  $2^{20} = 1\text{MB}$



## General purpose Registers :-

- AX [Accumulator register]
- It is sometimes used to hold the result of Division and multiplication
- It is used with I/O instructions.
- It is also used as a 16-bit gp register



→ AL is an 8-bit accumulator.

→ It can also be used as two 8-bit independent registers AH and AL.

BX :- Base register

→ It sometimes holds the address of a memory location.

→ It is also used as 16-bit GP register.

→ It can also be used as two 8-bit independent registers BH and BL.

CX :- Count register :-

→ It acts as a counter for loop operation or instruction.

→ It is also used as a 16-bit GPR.

→ It is also used as two 8-bit independent registers CH and CL.

DX :- Data register :-

→ It sometimes holds the partial result after the multiplication and division operations.

→ It holds the address of I/O port [ $2^{16}$ ].

→ It is also used as a 16-bit GPR.

→ It is also used as two 8-bit independent registers DH and DL.

Index Registers and pointers :-

SI [Source Index] :- It sometimes holds the

→ address of source string in case of string instructions.



→ It can also be used to store the address of a memory location in data segment.

→

### DI [Destination Index] :-

→ It sometimes holds the address of destination string in case of string instructions.

→ It can also be used to hold the address of a memory location in data segment.

### SP [Stack pointer]

→ It holds the address of the top of the stack.

ie it is used to access the data from the top of the stack, in the stack segment

### BP [Base pointer]

→ It is used to access data from any memory location in the stack segment

### IP [Instruction pointer]

→ It points to the next instruction while executing current instruction.

→ It holds the address of next ins<sup>n</sup> while executing current instruction

### Segment Registers

#### CS [Code segment register]

→ It holds the segment address of code segment.

#### ES [Extra segment]

It holds the segment addr of Extra segment

code	Extra	stack	Data
------	-------	-------	------

DS [Data segment]

Holds the segment address of data segment

SS [Stack segment]

Holds the segment address of stack segment.

1. List the 8-bit registers available in 8086

Ans: AL, AH, BL, BH, CL, CH, DL, DH

2. List the memory pointer registers available in 8086

Ans: SI, DI, SP, BP, IP, BX

3. List 16-bit registers available in 8086

Ans: AX, BX, CX, DX, SI, DI, BP, SP, IP, CS, ES, SS, DS

4. List the segment reg available in 8086

Ans: CS, ES, SS, DS

Flag register:-

-> It is a group of flip-flops.

-> Each bit of flip flop can be set or reset individually.

B <sub>15</sub>	B <sub>14</sub>	B <sub>13</sub>	B <sub>12</sub>	B <sub>11</sub>	B <sub>10</sub>	B <sub>9</sub>	B <sub>8</sub>	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
				O	D	I	T	S	Z		A		P		C

8086 flags are of 2-types.



1 → status or conditional flags [O, S, Z, A, P, C]

→ These flags indicate the status or condition of microprocessor after the arithmetic or logical operations

2 → control flags [D, I, T]

→ These flags are used to control the operation of the microprocessor.

~~11/2/11~~

1. carry flag :- [C]

→ carry flag will set if there is a carry generated from the MSB after the arithmetic operations.

→ carry flag is the borrow flag in subtraction operation.

2. Parity flag [P]:

→ It indicates whether the result is odd parity or even parity after the arithmetic or logical operations.

→ If the result is the even parity,  $P=1$  [set], else if  $P$  is odd parity  $P=0$  [reset].

3. A: [Auxiliary carry flag]:-

→ It indicates whether carry is generated from bit  $B_3$  to  $B_4$ . If the carry is generated from  $B_3$  to  $B_4$ ,  $A=1$  otherwise  $A=0$ .



A. Zero flag [Z] :- It indicates whether the result is zero or not. If the result is zero,  $Z=1$ . else  $Z=0$  [non-zero]

5. Sign flag [S] :-

→ It indicates whether the result is positive or negative.

→ If the result is negative,  $S=1$  else  $S=0$

→ If MSB = 1, i.e.  $S=1$ , else i.e.  $S=0$

6. O [overflow flag] :-

→ It will set if the result cannot fit into a specified register.

7. Interrupt flag [I] :- It controls the operation of an external interrupt pin of the  $\mu P$ . INTR.

→ It enables or disables external interrupt.

→ If  $I=1$ , interrupt request is enabled else if  $I=0$  ——— " ——— disabled.

8. Direction flag [D] It selects auto increment mode or auto decrement mode for string instructions.

→ If  $D=0$ , selects auto increment mode, if  $D=1$  selects auto decrement mode.

9. Trap [T] :- It is used to debug the application programmes. If  $T=1$ , processor enters into step by step execution mode.



Overflow

Signed  $-2^{n-1}$  to  $2^{n-1}-1$   
 Unsigned 0 to  $2^n-1$

if  $n=4$ .

$-2^3$  to  $2^3-1$   
 $-8$  to  $+7$ .

Unsigned  $0$  to  $2^4-1$   
 $0$  to  $15$ .

<u>Signed</u>	$+7$	$n=4$	$+7$
	$+6$		$-2$
	$+13$	overflow	$+5$ (No, overflow)

Unsigned

$+13$	$+10$
$+12$	$+3$
$+25$ (overflow)	$+13$ (No overflow)

1. Show the status of status flags after the following operation.

8+15

38 H

00111000

$C = 0$  (Not set)

2F H

00101111

$Z = 0$  (Not set)

67

01100111

$A = 1$  ( $B_3$  to  $B_4$  carry)

7

67 H

$S = 0$  (MSB = 0)

$P = 0$  (odd parity)

12 + 6

$$\begin{array}{r} 16 \overline{) 18} \\ \underline{16} \\ 2 \end{array}$$

$$\begin{array}{r} 96H \\ 8CH \\ \hline 22H \\ \hline 22H \end{array} \quad \begin{array}{r} 10010110 \\ 10001100 \\ \hline 00100010 \\ \hline 22H \end{array}$$

= 22H C=1

- C = 1
- Z = 0
- A = 1
- S = 0
- P = 1

14/2/17

### Memory Segmentation :- [Real mode memory addressing]

[Program segments, Physical and logical addresses]

The memory segment has 4 segments

1. Code segment
2. data segment
3. stack segment
4. Extra segment


→ The memory size of 8086 is  $2^{20} = 1MB$ . This is also called as physical memory of 8086

→ The physical address is a 20-bit address and it is divided into segment address and offset address.

→ The segment address defines the beginning of a memory segment.



- > The offset address selects any location within the memory segment. The maximum size of a memory segment is 64 KB.
- > The segment address range from 0000H to FFFFH.
- > The physical address is a ~~20~~<sup>20</sup> bit address that is actually put on the address pin of 8086 microprocessor.
- > Physical address can range from 00000H to FFFFFH.
- > The ending address of a segment is found by adding FFFFH
- > The logical address consist of a segment value and an offset address





calculation of physical addr.

Segment addr  $\times 10H$  + Offset addr

### Advantages:

- segment + offset addressing scheme allows programs to be relocated in the memory
- A relocatable program is one that can be placed into any area of the memory and executed without change.
- Because memory is addressed within a segment by an offset addr, the memory segment can be moved to any place in the memory system without changing any of the offset addresses and only the content of the segment register must be changed to execute the program in the new area of memory

### Default segment and offset registers

Segment addr	Offset addr	Purpose
CS	IP	To fetch code
DS	BX or SI or DI or an 8-bit or 16-bit displacement present in the instruction	To access data in the data segment
SS	SP or BP	To access memory location in stack segment
ES	DI	To access extra segment in string instructions



1K

2

0008H

ES

calculate the physical address of the memory location to access code, data and stack

- given
- DS = 1200H
  - CS = 2410H
  - SS = 3940H
  - BX = 1900H
  - SP = 2ABC H
  - IP = 1939H

$$\begin{aligned} \text{code} &= CS \times 10 + IP \\ &= 24100H + 1939H \\ &= 25A39H \end{aligned}$$

$$\begin{aligned} \text{Data} &= DS \times 10 + BX \\ &= 12000 + 1900H \\ &= 13900H \end{aligned}$$

$$\begin{aligned} \text{stack} &= SS \times 10 + SP \\ &= 39400H + 2ABC H \\ &= 3BEBC H \end{aligned}$$

In the real mode, the starting and ending address of each segment located by the following segment register values.

given :- i) 1430H

$$\text{starting addr} = 1430H \times 10H$$

$$= 14300H$$

$$\text{ending addr} = 14300H \times 10H + FFFFH$$

$$= 2A2FFFH$$

→ 242FFH • 1430H : FFFH

⋮

→ 14300H 1430H : 000H

2.  $\text{IP} = \text{D100H}$

starting =  $\text{D100H} \times 10\text{H}$   
 $\text{D1000H}$

ending =  $\text{D100H} \times 10\text{H} + \text{FFFFH}$   
 $\text{D1000H} + \text{FFFFH}$   
 $\text{E0FFFH}$

3. If  $\text{CS} = 24\text{F6H}$   
 $\text{IP} = 634\text{AH}$

Show the following.  
i) Logical address

~~24~~  $24\text{F6H} : 634\text{AH}$

ii) The offset address  
 $634\text{AH}$

iii) Physical address

$24\text{F60H} : 634\text{AH}$

$2\text{B}2\text{AAH}$



The lower addr of code segment  
 $24F6H \times 10H + 0000H$   
 $= 24F60H$

4. The upper range addr of code segment

$$24F6H \times 10H + \cancel{6340} FFFFH$$

$$24F60 + FFFF$$

$$34F5FH$$

4. If DS = 7FA2H and the offset is 438EH calculate

i) Physical addr

$$7FA2H \times 10H + 438EH$$

$$7FA20H + 438EH = 83DAEH$$

ii) lower range of data segment

$$7FA20H$$

iii) upper range addr

$$7FA20H + FFFFH = \cancel{8FA1FH} 8FA1FH$$

iv) Logical address

$$7FA2H : 438EH$$

5- If SS = 3500H and SP = FFFE H

i) Physical Addr

$$3500H \times 10H + FFFE H$$

$$= 35000$$

$$FFFE$$

$$44FFE H$$

*Handwritten signature*

FF590  
FFFF  
0F58F

ii) Lower range :-

∴ 3500H

iii) Upper Range

3500H + FFFFH


44FFFH

iv) Logical address

3500H : FFFFH

6. What is the range of Physical address in the code segment if CS = FF59H

FF590H to 0F58FH





## Addressing Modes :-

It is the method of accessing data from the memory.

Types :-

1. Immediate addressing mode.
2. Register addressing mode
3. Direct A.M
4. Register Indirect A.M.
5. Register Relative A.M
6. Based - Indexed A.M.
7. Based - Indexed Relative A.M.
- 8.

} 8086  
MP

### 1. Immediate A.M :-

In this addressing mode, the data is specified in the instruction itself.

Syntax

MOV Dest, Source.

↓  
Neumonic

eg:-  
MOV AL, 38H ;  
MOV AX, 8432H ;

### 2- Register AM :-

In this addressing mode, the data is specified using an 8-bit or 16-bit register and it is referred using a register.






8086 inst XBA-  
 8086 376 endianness 82  
 PAGE: \_\_\_\_\_  
 DATE: 1 1

After the execution of `MOV AL, [2300H]`,  
 the content of the memory location  
 whose offset address is 2300H is copied  
 into AL register.

i.e. the data XX is copied into AL register.


Ex 2:

```
MOV [2300H], AL
```




Example 3

```
MOV [2300H], AX
```



Ex 3 :- MOV AX, [2300H]



#### A. Register Indirect AM :-

In this A.M, the offset address of the memory location is indirectly specified using a Register.

→ The registers used to specify the offset address are BX, BP, SI, DI, SP.

The physical address of the memory location is calculated using expression.

$$DS \times 10H + \begin{cases} BX & \text{or} \\ SI & \text{or} \\ DI \end{cases}$$

(@R)

$$SS \times 10H + [BP \text{ or } SP]$$

Example :-

MOV SI, 2300H

MOV AL, [SI]




Assume DS = 3000H

$$\begin{aligned} \text{Physical addr} &= \text{DS} \times 10\text{H} + \text{SI} \\ &= 3000\text{H} \times 10\text{H} + 2300\text{H} \\ &= 32300\text{H} \end{aligned}$$

Q. Ex 2

```
MOV SI, 2300H
MOV AX, [SI]
```



Note :-

1. If the Base Registers [BX or BP] are used to specify the address, the register indirect A.M is called as Base A.M

```
ex ① MOV AL, [BX].
    ② MOV AL, [BP]
```

2. If the index register [SI or DI] is used, the A.M is called as Indexed A.M

```
ex ① MOV AL, [SI]
    ② MOV AL, [DI]
```

3. Register relative A.M :-

In this A.M, the effective offset address of the memory location is calculated by adding the contents of the register [BX or BP or SI or DI or SP] with an 8-bit or 16-bit displacement specified in the instruction.

$$\text{Physical addr.} = \left\{ \begin{array}{l} DS \times 10H + [BX, 00] \\ SI \ 00 \\ DI \end{array} \right\} + \text{Displacement}$$

$$= \left\{ \begin{array}{l} SS \times 10H + [BP] \\ 01 \\ SP \end{array} \right\} + \text{Displacement}$$


```

mov SI, 2300H
mov AL, 46H [SI] (01)
          Displacement  mov AL, [SI+46]

```

Assume DS = 3000H

$$\begin{aligned}
 P.A &= DS \times 10H + SI + \text{Displacement} \\
 &= 3000H \times 10H + 2300H + 46H \\
 &= 3000 \\
 &= 32346H
 \end{aligned}$$





### Based Index A.M.i:-


In this A.M, the effective offset addr of the memory location is calculated by adding the contents of Base register [BX or BP] and the contents of Index Register [SI or DI]

$$\text{Physical addr} = \begin{cases} DS \times 10H + BX + \begin{pmatrix} SI \\ or \\ DI \end{pmatrix} \\ SS \times 10H + BP + \begin{pmatrix} SI \\ or \\ DI \end{pmatrix} \end{cases}$$

```
MOV AL, [BX][SI]      MOV BX, 1200H
                       MOV SI, 2300H
```

Assume DS = 30000H

$$\begin{aligned} \text{Physical addr} &= 30000H \times 10H + BX + SI \\ &= 30000H + 1200H + 2300H \\ &= 33500H \end{aligned}$$



### Based Indexed Relative

In this AM, the effective offset addr of the memory location is calculated by adding the contents of Base register [BX or BP] and the contents of Index Register along with Displacement

$$\text{Physical addr.} = \left\{ \begin{array}{l} DS \times 10H + BX + \begin{bmatrix} SI \\ or \\ DI \end{bmatrix} + \text{Displacement} \\ \\ SS \times 10H + BP + \begin{bmatrix} SI \\ or \\ DI \end{bmatrix} + \text{Displacement} \end{array} \right.$$

mov BX, 1200H

mov SI, 2300H

mov AL, 93H[BX][SI]

Assume DS = 3000H

$$30000 + 93H + 1200 + 2300$$


30000

1200

2300

93

3393H





1. Identify the A.M of the following instructions

i)  $\text{mov AX, BX}$   
Register A.M

ii)  $\text{mov CX, [BP]}$   
Register Indirect and also belongs to Based A.M.

iii)  $\text{ADD DX, [1836H]}$   
Direct Addressing Mode.

iv)  $\text{SUB BX, [SI]}$  → Register indirect and Indexed A.M.

v)  $\text{mov DL, 2CH}$   
Immediate A.M

vi)  $\text{ADD -BX, [BP][DI]}$   
Based Indexed A.M.

vii)  $\text{SUB CX, [BX + SI + 1938H]}$   
Base & Index Relative A.M

viii)  $\text{SUB CX, [SI + 383AH]}$  → Register relative.

2. Identify the Addressing Mode of the following instruction and also calculate the physical address of the memory location accessed by the microprocessor

Assume :-  
 DS = 1800H  
 SS = 2610H  
 SI = 4936H  
 DI = 9320H  
 BP = 1930H  
 BX = C120H

1. MOV [BP], DX → Register Indirect

P.A . SS × 10H + BP .  
 2610H × 10H + 1930H  
 26100  
 1930  
 27A30H .

2. MOV CX, [SI] → Register Indirect

DS × 10H + SI  
 18000H + 4936H .  
 = 1C936H  
 18000  
 4936  
 1C936H

3. MOV [9300H], DX → Direct A.M .

DS × 10H + offset .  
 18000 + 9300H  
 = 21300H  
 18000  
 9300  
 21300H

4. MOV [BP + 29H], AX Register relative

SS × 10H + BP + 29H  
 26100H + 1930H + 29H  
 = 27A59H  
 26100  
 1930  
 29  
 27A59H



5. `mov [BX+DI], DL` . Based Index

$$\begin{array}{r}
 DS \times 10H + [BX + DI] \\
 18000H + [C120] \\
 \quad \quad \quad 9320 \dots \\
 \quad \quad \quad \underline{\quad} \\
 \quad \quad \quad 5440 \\
 \\
 = @ 2D440H
 \end{array}
 \qquad
 \begin{array}{r}
 18000 \\
 C120 \\
 \underline{\quad} \\
 9320 \\
 \underline{\quad} \\
 2D440
 \end{array}$$

6. `ADD CL, [BP+SI+2346H]` . . Based index relative

$$\begin{array}{r}
 SS \times 10H + BP + [SI] + \text{Displacement} \\
 \\
 2610H \times 10H + 1930H + 4936H + 2346H \\
 \begin{array}{r}
 26100 \\
 1930 \\
 4936 \\
 \underline{2346} \\
 2'E6ACH
 \end{array}
 \qquad
 \begin{array}{r}
 22 \\
 15 \\
 \dots
 \end{array}
 \end{array}$$

Pipelining and Instruction Queue.

In 8086, to speed up the execution of program, the instruction fetching and execution of instructions are overlapped each other. This technique is known as pipelining.

In pipelining, when the n<sup>th</sup> instruction is executed, (n+1)<sup>th</sup> instruction is fetched

and thus the processing speed is increased

Intel implemented the concept of Pipelining by splitting the internal Architecture of the micro processor into two sections.

is (i) execution unit [EU]

(ii) Bus interface Unit [BIU]

These two sections works simultaneously, The BIU access the memory, while EU executes instructions previously fetched.

BIU has a buffer or instruction queue.

The queue is 8-bytes long in 8086 and 4 bytes long in 8088.

queue is used to prefetch and store at maximum of 6-bytes of instruction code from the memory.

non pipelining			
Fetch 1	Execution 1	Fetch 2	Execution 2
Fetch 1	Execution 1		
	Fetch 2	Execution 2	
		Fetch 3	Execution 3

pipelining









Before execution

After execution

3000H:0000H			
		3000H:1263H	83 ← top
3000H:1264	XX ← top	3000H:1264H	4C
		3000H:1265H	XX
3000H:FFFFH			

SP = 1263H

Example 2:-

Assuming that SP = 1236 H. Show the contents of the stack as each of the following instructions are executed sequence.

PUSH AX	SS:0000H		
PUSH DI	SS:1230	5F	← top
PUSH DX	SS:1231	93	
	SS:1232	85	← top (2)
	SS:1233	C2	
	SS:1234	24	← top (1)
	SS:1235	B6	
	SS:1236H	XX	
	SS:FFFFH		

SP = 1236H





⌘ → end of the string

## Assembler directives

These are key words used in the assembly code.

Assembler directives will direct the assembler to perform specific task during assembling process.

→ There is no equivalent machine code generated for an assembler directive.

### 1. Data type definition :-

DB [Data byte] :- It reserves a byte or bytes of memory location in the available memory.

Ex:-	(1)	N	DB	84H	N[0]	84H
	(2)	N	DB	84H, 93H, 84H	N[1]	93H
	(3)	N	DB	?	N[2]	84H

(3) N DB ? [one byte of memory location is reserved but unallocated ie uninitialized]

(4) N DB ?, ?, ? // 3 bytes of memory location

(5) MSG DB 'GOOD MORNING'  
↑ ASCII

(6) LIST DB 40 DUP(?)

40 \* duplicate memory locations are reserved, but all are uninitialized

DUP → Assembler directive.

(7) MSG DB 10, 13, " " " "

↓ ↓  
0A 0D

## 2. DW [Data word]

It reserves a word or words of memory locations in the available memory.

ex: LIST DW 3896H, 4634H

List[0]	96
List[1]	38
List[2]	34
List[3]	46

## 3. DD [Double Data double word]

It reserves Double word memory locations in the available memory.

Double word = 4 bytes // 2 words.  
N DD

N[0]	86	} Double word.
[1]	C2	
[2]	9C	
[3]	43	

## 4. DQ [Data quad word]

Quad word = 8 bytes // 4 words

N DQ 4396C2 B6480402



N[0]	43	}	N[0]	02
[1]	96		N[1]	04
[2]	C2		N[2]	06
[3]	B6		N[3]	48
X [4]	48		N[4]	B6
[5]	06		N[5]	C2
[6]	04		N[6]	96
[7]	02		N[7]	43

5. Data Ten Bytes [DT].

Reserves Ten bytes of memory locations

N DT 43 96 C2 B6 48 06 04 02 11 41

N[0]	41
N[1]	11
N[2]	02
N[3]	04
N[4]	06
N[5]	48
N[6]	B6
N[7]	C2
N[8]	96
N[9]	43

6. EQU :- This assembler directive is used to assign a label with a constant value.

LEN EQU 3

↑

Label.

↑

constant

• model

It Specifies the no of data and code segment used in the program.

There are 4-models

• model	No. of code segments	No of Data segments
SMALL	1	1
MEDIUM	>1	1
TINY/COMPACT	1	>1
LARGE	>1	>1

LENGTH:- This directive is used to define the length of data array or string

```
LIST DB 21H, 43H, C1H, 9AH  
MOV AX, LENGTH LIST.
```

### MACRO and ENDM

(macro)

→ It is a group of instructions that perform one task

→ Macro is accessed during assembly with a name given to macro when defined.

→ Macro and Endm directives are used with macro sequence.

→ Macro assembler directive indicate the beginning of a macro sequence.

→ Endm directive indicate the end of the macro sequence.



Example 1




Example 2 :- // with parameter.

```

PRINT MACRO .M.
. LEA DX, M
  MOV AH, 09H
  INT 21H
  ENDM.

.DATA
MSG1 DB " _ _ _ _ "
M2   DB " _ _ _ _ "
    
```



## PROCEDURE [Subroutine]

- It is equivalent to the function in C language.
- It is a group of instructions that performs one task.
- It is a Reusable set of instructions stored in a memory once but used as often as necessary.
- The ~~CALL~~ <sup>CALL</sup> instruction links the procedure and RET instruction Returns from the procedure.
- STACK stores the Return address whenever a procedure is called during the execution of a program.
- The ~~CALL~~ <sup>CALL</sup> instruction push the Return address onto the stack.
- RET ins<sup>n</sup> copies the return address from stack into IP register.
- The PROC Assembler directive indicates the beginning of a procedure.
- ENDP Assembler directive indicates the end of a procedure.

### Example 1

====	Name of the procedure	PRINT PROC.
====		---
CALL PRINT		====
---		---
CALL PRINT		RET
		ENDP





## Difference b/w MACRO and PROCEDURE

MACRO	PROCEDURE
→ MACRO and ENDM assembled directives are used during Assembly	→ PROC and ENDP assembler directives are used
→ Accessed using the name given to macro.	→ Accessed using CALL and RET instructions during execution of the program.
→ Machine code is generated for instructions each time a macro is called	→ machine code is generated only once and put in the memory.
→ with MACRO more code memory is required	→ with procedure, less code memory is required.
→ It doesn't use stack.	→ It uses stack in order to save the return address.

### OFFSET :-

When the assembler comes across the OFFSET assembler directive along with a label, the offset address of the label is copied into the register specified in the instruction.

```
Example  NUM DB 03H  
         ---  
         ---
```


```
MOV BX, OFFSET NUM // LEA BX, NUM
```

Equivalent to LEA BX, NUM

## EXTRN and PUBLIC :-

- The directive EXTRN informs the Assembler that the names, labels and procedure declared after this directive have already been defined in some other assembly language modules.
- While in other modules where the names, procedures and labels actually appear must be declared using PUBLIC directive.

### Example.



### LOCAL :-

The labels, variables, constants, procedures declared using LOCAL directive to be used only in that particular module.

EX

LOCAL N1 DB 28H.

LOCAL N2 DB ?



### GLOBAL :-

The labels, variables, constants, procedure declared using GLOBAL Directive can be used in any of the modules.

### EX:-

```
GLOBAL N1 DB 28H  
GLOBAL N2 DB ?
```

### ORIGIN :-

ORG :- This assembler directive directs the assembler to start a memory allotment for a particular segment from the declared address using ORG.

→ It gives the starting address of a module.

### EX:-

```
ORG 1800H  
↑  
Starting Address
```

13/14

### SEGMENT OVERRWRITE PREFIX :-

It allows the programmer to deviate from the default segment

```
MOV CX, [BX]
```

→ This instruction access data within the data segment by default.

→ Suppose that the data is available in the stack segment instead of data segment, the instr<sup>n</sup> can be written as

```
MOV CS, SS:[BX]
```

This ins<sup>n</sup> addresses stack segment instead of data segment.

→ The prefix can be added to any instruct<sup>n</sup> except jump ins<sup>n</sup>.

Branch control :- [Program control transfer]

→ CALL :-

→ RET :-

JUMP instructions


- ↳ unconditional jump.
- ↳ conditional jump

UNCONDITIONAL JUMP :-


No condition is been tested before execution of the instruction.

Syntax :- `JMP label.`

Forward jump



backward jump





JMP

→ short } Intra-segment jump.  
 → near }  
 → far. } Inter-segment jump

Short jump:- This ins<sup>n</sup> allows jump to the memory location within  $-128$  to  $+127$  from address following the jump instruction.


Example:- JMP Next.

JMP 08H

displacement.

Instruction format: 

Opcode	Displacement
--------	--------------



EB → the opcode of JMP.

Displacement is a signed number (8 bits).  
n=8.

$$-2^{n-1} \text{ to } +2^{n-1} - 1$$

$$-2^7 \text{ to } 2^7 - 1$$

-128 to +127
--------------

near jump:-


Displacement is 2-bytes long. The displacement range is  $-32768$  to  $+32767$ .

Example:- JMP NEXT.

JMP 1234H.

Instruction format : 

opcode	Displacement low	Displacement high
--------	------------------	-------------------



$$n \rightarrow 16$$

$$-2^{n-1} \text{ to } +2^{n-1} - 1$$

$$-2^{15} \text{ to } 2^{15} - 1$$

$$-32768 \text{ to } 32767$$

FAR jump :- This is an inter segment jump.  
 → The jump location is outside the segment. Therefore the segment and offset address of the jump location must be specified in the instruction itself.

Syntax :-

FAR JMP Label ; segment address  
 7 JMP 4000H ; 1893H ← offset address

Assembler directive

Jump location address


### conditional jump instructions

Some conditions being tested before the execution of jump instruction. If cond is true the program control transfers to the label specified in the instruction. The condition of the status flags are checked.



Instruction	Condition tested	Operation
JC	$C = 1$	Jump if carry
JNC	$C = 0$	Jump if no carry
JZ	$Z = 1$	Jump if zero
JNZ	$Z = 0$	Jump if no zero
JS	$S = 1$	Jump if Negative
JNS	$S = 0$	Jump if +ve.
JP	$P = 1$	Jump if even parity
JNP	$P = 0$	Jump if odd parity
JO	$O = 1$	Jump if overflow
JNO	$O = 0$	Jump if no overflow
JL / JB	$C = 1$	Jump if below
JG / JA	$C = 0$	Jump if above
JE / JZ	$Z = 1$	Jump if equal
JNE / JNZ	$Z = 0$	Jump if not equal
JGE / JAE	$C = 0, Z = 1$	Jump if Above or Equal.
JLE / JBE	$C = 1, Z = 1$	Jump if below or Equal.

### Memory Map of IBM PC.



884 KB. (System Area)	BIOS system ROM.	FFFFFH
	Basic language ROM	F0000H
	Free area.	E0000H
	Hard disk controller ROM	
	LAN controller ROM.	C8000H
	Video RAM ROM	C0000H
	Video RAM. (text area)	B0000H
	Video RAM	
	Graphic area	A0000H

The main memory is divided into 3-parts

1. Transient program Area. [TPA]
2. System Area
3. Extended memory system.

→ The first 1-MB memory is called the real mode memory becoz Intel- $\mu$ P's are designed to function in this area using real mode operation.


→

The TPA holds the disk operating system and other programs that control the computer system. It also stores any currently active or inactive DOS applications.

The system area contains programs on ROM's or flash memory and areas of read/write



[RAM] memory for data storage like graphics area, text area, Video BIOS ROM, LAN controller ROM, Hard-disk controller & Bios system ROM etc.



CAMBRIDGE

INSTITUTE OF TECHNOLOGY

(SOURCE DIGI NOTES)

9/8/14

## MODULE - 2

### ARITHMETIC INSTRUCTION

#### Unsigned Addition

ADD, ADC, INC.

① ADD :-

Syntax :- ADD Dest, source.

operation :-  $[Dest] + [source]$

$Dest \leftarrow [Dest] + [source]$

→ All A.M are valid, All status flags [C, P, Z, S, A, O] are modified after execution.

→ Both destination and source both cannot be memory locations.

Example: ADD AL, CH //  $AL \leftarrow [AL] + [CH]$   
ADD AX, BX //  $AX \leftarrow [AX] + [BX]$   
ADD AX, [2800H] // Direct A.M  
ADD AL, 89H // Immediate A.M  
ADD AX, [SI] // Register Indirect  
ADD AX, 93H[SI] // Register relative  
ADD AX, [BP][SI] // Based Indexed  
ADD AX, 98H[BP][SI] // Based Indexed Rel.

MOV [BX], [SI] // Invalid becoz both source and destination are memory locations.



(2) ADC :- [Addition with carry]

syntax :- ADC Dest, Source.

operation :-  $Dest \leftarrow (Dest) + (Source) + (C)$

↑  
carry flag.

Ex ADC AL, CH ;  $AL \leftarrow [AL] + [CH] + [C]$

(3) INC :- [Increment]

syntax :- INC Source.

operation :-  $Source \leftarrow [Source] + 1$

All A.M are valid except Immediate A.M.

Ex INC AL // Register A.M

INC AX // Register A.M

INC 83H // Immediate A.M.

INC BYTEPTR [BX] // 1 byte.

↓  
Assembler directive to know the size.

INC WORDPTR [BX] // 2 byte.

→ BYTEPTR and WORDPTR are Assembler directives, Indicate the size of the operand.

→ BYTEPTR Indicate that the memory location specified in the instruction is a byte location.

→ WORDPTR Indicate that the memory loc<sup>n</sup> specified in the ins<sup>n</sup> is a word [2-byte] location.

(1) Show the status of C, P, S, A, Z, flags after the execution of the following instructions.

P.T.O.

MOV AL, C9H  
 ADD AL, 9EH

C	9
9	E
11	67H

1100 1001

1001 1110

1 0110 0111

C = 1, S = 0, A = 1

P = 0, Z = 0

2 MOV AL, D9H

ADD AL, 62H

ADD AL, 28H

D9
62
3B

D9H = 1101 1001

62H 0110 0010

3BH 1101 1011

3B

28

1

64H

3BH 0011 1011

28H 0010 1000

(C)

0110 0100 = 64H

C = 0

P = 0

S = 0

A = 1

Z = 0



1. Write a program to calculate the total sum of 5 bytes of data

• MODEL SMALL

• DATA

LIST DB 23H, FFH, 8CH, 93H, 91H

COUNT DB 05

SUM DB ?

-Code

MOV AX, @DATA ; Immediate @M in any of  
 MOV DS, AX ; the segment reg is not possible

MOV CX, COUNT ; Loop count in CX

MOV SI, OFFSET LIST ; copy the offset address  
 of list to SI

MOV AL, 00H ; clear AL

NEXT: <sup>CLC</sup> ADD AL, [SI]

INC SI ; Increment pointer

DEC CX ; Decrement count

JNZ NEXT ; if count  $\neq$  0, continue addition

MOV SUM, AL ; Store the result in SUM

MOV AH, 4CH

INT 21H

END

2. Write a program to calculate the sum of 5 words

• MODEL SMALL

• DATA

LIST DW 1111H, 2345H, 6732H, 6318H, 1231H

COUNT DW 05

SUM DB ?

```

CODE
MOV AX, @DATA
MOV DS, AX
MOV CX, COUNT
MOV SI, OFFSET LIST
MOV AX, 0000H
NEXT: CLC
      ADD AX, [SI]
      INC SI
      DEC SI
      DEC CX
      JNZ NEXT
      MOV SUM, AX
      MOV AH, 4CH
      INT 21H
      END

```

3. W.A.P That adds the following two multi-word numbers and save the result in a memory loc<sup>n</sup>.

NUM1 = 1111111111111111H  
NUM2 = FFFFFFFF FFFF FFFF H

```

.MODEL SMALL
.DATA
NUM1 DQ 1214311111111111H
NUM2 DQ FFFF FFFF FFFF FFFFH
SUM DQ ?

```


```

CODE
MOV AX, @DATA
MOV DS, AX
CLC ; clear carry flag
MOV CX, 04H ; loop count

```



copy the offset address of NUM1, NUM2, SUM to SI, DI and BX respectively



SUM

```

MOV SI, OFFSET NUM1
MOV DI, OFFSET NUM2
MOV BX, OFFSET SUM
NEXT: MOV AX, [SI]
      ADC AX, [DI]
      MOV [BX], AX
      INC SI
      INC DI
      INC BX
      DEC CX
      JNZ NEXT
      MOV AH, 4CH
      INT 21H
      END
  
```

→ Add the first word of NUM1 to first word of NUM2 and continue addition.

store the result in SUM.

→ increment the pointers

→ continue addition. if loop count is not zero.

CAMBRIDGE  
INSTITUTE OF TECHNOLOGY

(SOURCE DIGI NOTES)

20/3/17

### Unsigned Subtraction :-

#### SUB

Syntax: SUB Dest, Source

Operation:  $Dest \leftarrow (Dest) - (Source)$

Ex: SUB AL, BH ;  $AL \leftarrow (AL) - (BH)$

SUB AX, BX ;  $AX \leftarrow (AX) - (BX)$

SUB AX [ASI]

→ All A.Ms are valid, All status flags are modified after the execution.

→ Internally the CPU performs the following operations

step 1:- Take the two's complement of [Substrand (Source)]

step 2:- Add it to the Minuend (destination)

step 3:- Invert the carry flag and auxiliary carry flag.

Ex:- MOV AL, 3FH

MOV BL, 23H

SUB BL, AL ;  $BL \leftarrow (BL) - (AL)$

$BL \leftarrow 23H - 3FH$

C = 1

A = 1

Z = 0

S = 1

P = 1

23H = 00100011

3FH = 00111111

23H = 00100011

11000000

11100100

Carry = 0

Invert carry = 1

Auxiliary carry = 0

Invert Aux carry = 1



1010  
0101  
= 01101

Ex 2: MOV AL, 4CH

SUB AL, 39H ;  $AL \leftarrow (AL) - (39H)$

$A \leftarrow (AC) - (39H)$

AC  $\rightarrow$  1010 1100

39  $\rightarrow$  0011 1001

AC  $\rightarrow$  1010 1100

2's(39)  $\rightarrow$  1100 0110

carry =  $\boxed{1}$  0111 0010

C=0

A=0

S=0

P=0

Z=0

Envlt carry = 0

AUX carry = 1

Envlt + Aux carry = 0

SBB :- [Subtract with Borrow]

Here content of carry flag is also subtracted.

$Dest \leftarrow (Dest) - (source) - (C) \rightarrow$  Carry flag.

Ex 1

SBB AL, BH ;  $AL \leftarrow [AL] - (BH) - (C)$

SBB AX, BX ;  $AX \leftarrow (AX) - (BX) - (C)$

SBB AX, [SI]

$\rightarrow$  All A.M's are valid.

$\rightarrow$  All status flags are modified after execution.

Dec :-

Syntax: DEC source.

operation :-  $source \leftarrow (source) - 1$

All A.M's are valid except Immediate Mode

Ex 1: DEC AL ;

DEC AX ;

DEC 49H // Invalid

notes4free.in

DEC 49H // Invalid Immediate A.M.

DEC Byte ptr[SI] // valid

DEC word ptr[SI] // valid, using assembler directive.

### CMP (compare)

Syntax :- CMP dest, source

operation :- (Dest) - (source)

CMP internally performs subtraction operation but after the subtraction, result is not stored in destination, and all status flags are modified after the execution.

→ All A.M's are valid

→ In general, conditional jump instructions are executed after CMP instruction.

### Unsigned Multiplication :-

#### MUL

Syntax: MUL source.

operation :-

(i) 8 bit x 8 bit multiplication

16 bit ← 8 bit x 8 bit

(product) (multiplicand) (multiplier)

AX ← (AL) x (source)

(ii) 16 bit x 16 bit multiplication

32 bit ← 16 bit x 16 bit

(product) (multiplicand) (multiplier)

(DX AX) ← (AX) x (source)



Source maybe a Register or a memory location, but it cannot be an immediate data.

```

MUL BL; AX ← (AL) × (BL).
MUL BX (DXAX) ← (AX) × (BX)
MUL 38H // Invalid becoz Immediate Addr
MUL BYTEPTR[SI] // 8bit × 8bit, operands = memory location
MUL WORDPTR[SI] // 16bit × 16bit

```

all/5/12

```



ex:- MOV AL, 09H
      MOV CL, 04H
      MUL CL
      AX ← (AL) × (CL)
      AX ← 09H × 04H
      AX ← (36)16
      AX ← 24H

```

Unsigned Division :-

DIV syntax: DIV source.

operation:



al 16 bit Quotient  $\left\{ \begin{array}{l} 32\text{-bit (dividend)} \\ 16\text{-bit (divisor)} \end{array} \right.$   
 16 bit Remainder

AX (Quotient)  $\left\{ \begin{array}{l} DX, AX \\ \leftarrow \text{Source} \end{array} \right.$   
 DX (Remainder)

All Operands are valid except Immediate 16-bit.

Ex: ① `DIV CL` ;  $\left. \begin{array}{l} AL(R) \left\{ \begin{array}{l} (AX) \\ \leftarrow (CL) \end{array} \right. \\ AH(R) \end{array} \right\}$

② `DIV CX` ;  $\left. \begin{array}{l} AX(R) \left\{ \begin{array}{l} (DX, AX) \\ \leftarrow CX \end{array} \right. \\ DX(R) \end{array} \right\}$

⑤ `MOV AX, 0009H`  
`MOV CL, 02H`  
`DIV CL`

$\left. \begin{array}{l} AL(R) \left\{ \begin{array}{l} (AX) \\ \leftarrow (CL) \end{array} \right. \\ AH(R) \end{array} \right\}$

$\left. \begin{array}{l} AL \leftarrow 09H \left\{ \begin{array}{l} 0009H \\ 02H \end{array} \right. \\ AH \leftarrow 01H \end{array} \right\}$



unsigned


Shift Instructions

SHL, SHR, SAL, SAR

SHL :- syntax: SHL operand, count

- > The operand may be a register or a memory location.
- > count specifies the no. of bit positions to be shifted
- > if the count is 'one', it can be specified in the instruction itself
- > if the count is more than one, it must be specified using 'CL' register

Operation :-




EX1 SHL BL, 1

In the above example, the content of BL is shifted left by one bit position.

EX2 MOV CL, 4


SHL BL, CL



The content of BL is shifted four bit positions left

EX3 MOV AL, 65H

SHL AL, 1



AL ← CAH


Ex 4 :- MOV CL, 3  
 MOV AL, 7AH  $\boxed{N} \leftarrow 01111010$   
 SHL AL, CL  $\boxed{1} \leftarrow 11010006$   
041 DOH  
 AL  $\leftarrow$  DOH      Carry = 1

SHR :-

Syntax :- SHR operand, count.

- > The operand may be Register or Memory loc<sup>th</sup>
- > Count specifies the no. of bit position to be shifted
- > If the count is 'one' it can be specified in the instruction itself
- > If the count is more than one it must be specified in CL register

Operation :-



Ex 1 :- SHR BL, 1

Ex 2 :- MOV CL, 4  
 SHL BL, CL

Ex 3 :- MOV AL, 65H      01000101  $\boxed{1}$   
 SHL AL, 1      AL  $\leftarrow$  00100010  
 AL  $\leftarrow$  32H      32H



```


EXAM MOV CL, 3 . . . . . 0111 1010 . [0]
      MOV AL, 7AH . . . . . 00001111
      SHL AL, CL . . . . . OF
      OF AL ← OFH
  
```

2/3/17

SAL [shift arithmetic Left] :-

Syntax SAL operand, count .

- The operand may be Register or memory location .
- count specifies the no of bit position to be shifted
- If the count is 'one' it can be specified in the instruction itself .
- If the count is more than one, it must be specified in CL register .



```
EX1 SAL BL, 1 .
```

In the above example, the content of BL is shifted left by one bit position

```


EX2 MOV CL, 4
     SHL BL, CL
           ↑      ↑
           operand count
  
```

The content of BL is shifted four bit operand position left .

## SAR [Shift arithmetic Right]

Syntax:- SAR operand, count

- The operand may be register or memory location
- Count specifies the no. of bit position to be shifted
- If the count is one it can be specified in the instruction itself.
- If the count is more than one it must specify in CL register.



Ex 1 MOV AL, 9AH  
SAR AL, 1

1001 1010      C  
1100 1101      [X]  
AL ← CDH      carry flag = 0

Ex 2 MOV CL, 4  
MOV AL, 85H  
SAR AL, CL

1000 0101  
1111 1000      carry = 0  
F8H  
AL ← F8H




```

Ex 3 MOV CL, 3
        MOV AL, 74H
        SAR AL, CL
    
```

7     3  
 0111 0100     carry = 1  
 00001110  
 AL ← 0EH

Rotate Instruction     ROL, ROR, RCL, RCR  
ROL (Rotate Left)  
 Syntax: ROL operand, count.

- The operand may be a register or a memory location.
- Count specifies no. of bits positions to be rotated left.
- If the count is one, it can be separated & specified in the instruction itself.
- If the count is more than one, it must be specified using CL register.



```

ex:1 MOV AL, A3H     ...1010 0011
        ROL AL, 1     0100, 1111
    
```

4 7 H  
 AL ← 47H     c=1


```

ex:2 MOV CL, 3     10011010
        MOV AL, 9BH     11011100
        ROL AL, CL     0DCH
    
```

## ROR [Rotate Right]

Syntax :- ROR operand count

- The operand may be register or memory location
- count specifies the no of bit positions to be rotated Right.
- If the count is one, it can be specified in the instruction itself.
- If the count is more than one, it must be specified using a CL register.



Ex 1 :-  
MOV AL, A3H      1010 0011  
ROR AL, 1      1101 0001  
                    D1H  
AL ← D1H      r = 1

Ex 2 :-  
MOV CB, 3      10011 011  
MOV AL, 9BH      0111 0011  
ROR AL, CL      73H  
AL ← 73H

02/01/14


## RCL :- (Rotate left with carry)

Syntax :- RCL operand count

- The operand may be register or memory location
- count specifies the no of bit position to be rotated left with carry.
- If the count is one, it can be specified in the instruction itself.




→ If the count is more than one, it must be specified using CL register.




```

EX1 .MOV AL, C3H
    RCL AL, 1
  
```




RCR : [Rotate Right with carry]  
 Syntax: RCR operand count

- The operand may be register or memory location
- The count specifies the no of bit position to be rotated right with carry.
- If the count is one, it can be specified in the instruction itself.
- If the count is more than one, it must be specified using CL register



```

EX1 MOV AL, C3H
    RCL AL, 1
  
```



i. Write an Assembly level program to count the no of ones in a given 8-bit data

Input : 8-bit data (46H) ;

Output : 0100 0110

Output : 3 .

.Model Small.

.data

A db 46H

Out db ?

.code

MOV AX, @Data

MOV DS, AX

MOV AL, A    MOV CL, 08H

MOV CX, 0 ;

B    ROL AL, 1



Model small .

.data  
N: BB ?  
.code

```

MOV CL, 08H // loop count .
MOV BL, 0 // counter .
MOV AL, NUM //
NEXT: ROL AX, 1 // Rotate left and check if
      JNC SKIP // carry flag is set .
      INC BL // if carry flag is set, increment
SKIP: DEC CL // the count .
      JNZ NEXT // Check if 8 rotations
MOV N, BL // completed, if not repeat .
    
```

Q. write an ALP to count the no of 1's in a given 16 bit data .

Model small .

.data  
Num dw ABCDH .  
N dw 0 ?

```

.code
..A DB 45H .
MOV AX, @Data .
MOV DS, AX .
MOV CX, 16 .
MOV BL, 0 .
MOV AX, Num .
NEXT: ROL AX .
      JNC SKIP .
      INC BL .
SKIP: LOOP NEXT .
MOV N, BL
END
    
```

3. Write an ALP to count the no of positive and negative numbers in an array of 8 bit no's

Rotate the given no left by 1-bit position and check the carry flag. If carry flag is set [ie MSB of the given no is 1] and it is negative. The given no is negative, otherwise it is positive.

.MODEL SMALL

.DATA

```

List DB 30H, 20H, 50, 40H, 3AH
Len DB DB ($ - LIST)
POS DB ? // positive count
NEG DB ? // negative count

```

.CODE

```

MOV AX, @DATA
MOV DS, AX
MOV CX, LEN // loop count
LEA SI, LIST
MOV BL, 0 // Neg
MOV BH, 0 // pos
NEXT MOV AL, [SI]
ROL AL, 1
JC SKIP
INC BH // inc pos count
SKIP: INC BL // inc NEG count
EXIT: INC SI
    Loop NEXT

```



If LSB is 1, the no is odd  
else it is even

LSB

703

PAGE:

DATE: / /

```
MOV POS, BH
```

```
MOV NEG, BL
```

```
END
```

4. Write an ALP to count the no of Even and odd no's in a given array of no 8 bit no's

• MODEL SMALL

•

CAMBRIDGE

INSTITUTE OF TECHNOLOGY

(SOURCE DIGINOTES)

30/5/17

## Logical Instructions

- OR
- AND
- XOR
- NOT
- TEST

### 1. OR :-

Syntax: OR Dest, source

Operation:  $Dest \leftarrow (Dest) \underset{OR}{\text{Bitwise}} (source)$

- All A.M's are valid
- It performs Bitwise OR operation b/w Destination & source operands and result is stored in destination.
- Both source and destination cannot be memory locations. All status flags are modified except 'C' and 'A'

Ex

OR AL, BL ;  $AL \leftarrow (AL) \underset{OR}{\text{Bitwise}} (BL)$

OR AX, CX

OR AX, [SI]

OR AL, 3AH

### 2. AND

Syntax: AND Dest, source

Operation:  $Dest \leftarrow (Dest) \underset{AND}{\text{Bitwise}} (source)$

- All A.M's are valid
- It performs Bitwise AND operation b/w Destination and source operands and result is



stored in destination.

→ Both source and destination cannot be memory locations. All status flags are modified except 'C' and 'A'.

Ex AND AL, BL ; AL ← (AL) <sup>Bitwise</sup> AND (BL).

### 5. XOR.

Truth table.

A	B	Y.
0	0	0
0	1	1
1	0	1
1	1	0.

Syntax: XOR Dest, source.

Operation: Dest ← (Dest) <sup>Bitwise</sup> XOR (source)

→ All A.M's are valid.

→ It performs Bitwise XOR operation b/w destination and source operands and result is stored in destination.

→ Both source and destination cannot be memory locations, All status flags are modified except 'C' and 'A'.

Ex:

XOR AL, BL ; AL ← (AL) <sup>Bitwise</sup> XOR (BL).

XOR AL, 3BH

#### 4. TEST :-

Syntax :- TEST Dest, SOURCE

Operation :- (Dest) <sup>Bitwise</sup> AND (SOURCE)

TEST AL, BL ; (AL) <sup>Bitwise</sup> AND (BL)

TEST AX, CX

TEST AL, 3AH

- All addressing modes are valid.
- Test internally performs Bitwise AND operation but the result is not stored in the destination. After the execution all the status flags are modified except 'C' and 'A'.

#### 5. NOT

Syntax :- NOT operand.

Operation :- operand  $\leftarrow$  (operand)

Bitwise complement.

- All AM's are valid except Immediate A.M.
- operand can be a Register or memory location but cannot be an Immediate Data.

Ex:- NOT AL

NOT AX

NOT 3AH // Invalid

NOT BYTEPTR [SI]

NOT WORDPTR [SI]

1. Show the status of 'P', 'Z', 'S' flags after the execution of following set of instructions in following sequence.

notes4free.in



```
1. MOV BL, 8AH .
   OR BL, 9CH ; BL ← (BL) OR 9CH .
                BL ← 8AH OR 9CH .
                BL ← 9EH .
```

```
8AH : 1000 1010 .
9CH  1001 1100
      1001 1010
      . 9     E   H .
```

P = 0, Z = 0, S = 1

```
2. MOV BL, 8AH .           8AH : 1000 1010
   AND BL, 9CH .          9CH : 1001 1100
                            1000 1000
                            88H .
```

P = 1  
Z = 0  
S = 1

```
3. MOV BL, 8AH           8AH : 1000 1010
   XOR BL, 9CH           9CH  1001 1100
                            0001 0110
                            16H .
```

P = 0  
Z = 0  
S = 0

```
4. MOV BL, 8AH .         1000 1010
   XOR BL, BL             1000 1010
                            0000 0000
                            00H .
```

Z = 1  
S = 0  
P = 1

XOR Instruction can be used to clear the content of a register.

```
5. MOV AL, 8AH
   NOT AL ; AL ← (AL)
```

$AL = 10001010$

$\overline{AL} = 01110101$

$AL \leftarrow 75H$

2. Write an AID to count no of even and odd no's in a given array of 8-bits

```
1) MOV AL, 04H → even .
```

```
TEST AL, 01H
```

```
AL = 04H = 0000 0100 AND
                0000 0001
                0000 0000 Z = 1.
```

If  $Z = 1$ , the given no is even, if  $Z = 0$  the given no is odd.

```
.MODEL SMALL
```

```
.DATA
```

```
LIST DB 03H, 05H, 07H, 02H
```

```
LEN DB ($ - LIST)
```

```
ODDCOUNT DB ?
```

```
EVENCOUNT DB ?
```

```
.CODE
```

```
MOV AX, @DATA
```

```
MOV DS, AX
```

```
MOV CX, LEN // loop count
```

```
MOV BH, 0 // odd count
```

notes4free.in



```

MOV BL, 0 // Event count.
LEA SI, LEST // copy offset address of LEST to SI
NEXT: MOV AL, [SI]
TEST AL, 01H
JZ EVEN // if Z=1, no is even
INC BH // add count (Increment)
JMP .EXIT.

EVEN: INC BL // increment even count.
EXIT: INC SI.
LOOP .NEXT.
MOV EVENCOUNT, BL.
MOV ODDCOUNT, BH.
MOV AH, 4CH.
INT 21H.
END.

```

31/8/17

BCD

BCB Arithmetic Instruction.

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Decimal

Binary coded decimal.

66

(12)  $\begin{array}{r} 88 \\ + 10 \\ \hline 98 \end{array}$

$\begin{array}{r} 55 \\ \hline 176 \end{array}$

Case i) Lower nibble  $> 9$ .

Ex: 25 H	25	
48 H	48	ie $D > 9$
6D H	73	
06 H		
73 H		

Case ii)	48	48	
	49	97	
91 H			Auxillary carry flag
06 H			$A=1$
97 H			

Case iii)	84 H	84	higher nibble
	42 H	42	$> 9$
	C6 H	126	ie $C > 9$
	60 H		
	126 H		

$C=1$   
 $AL=26$

Case iv) Higher nibble  $< 9$  but carry flag = 1


94 H	94	
92 H	92	
26 H	18,6	
60 H		$C=1$ $AL=86$
186 H		

DAA [Decimal Adjust after addition]

Syntax: DAA

This instruction is used to convert the result of the addition of two packed





25 → packed  
02 05 → unpacked.

PAGE :  
DATE : 1 1

BCD numbers to a valid BCD number

→ After the addition the result must be present in 'AL' register in order to adjust the result

→ DAA ins<sup>n</sup> works as follows.

case i

After the addition if lower nibble is greater than 9 or if auxiliary carry flag  $A=1$ , 06H is added to AL

case ii After the addition if the higher nibble is greater than 9 or if carry flag sets i.e. if  $C=1$ , 60H is added to AL

```

ex 1:  MOV AL, 25H ; AL ← 25H
      ADD AL, 48H ; AL ← (AL) + 48H
      DAA       ; AL ← 6DH
           ; AL ← 73H
  
```

```

eg 2:  MOV AL, 84H ; AL ← 84H
      ADD AL, 42H ; AL ← (AL) + 42H
      DAA       ; AL ← 126H
  
```

```

ex 1:  MOV AL, 48H ; AL ← 48H
      ADD AL, 49H ; AL ← (AL) + 49H
      DAA       ; AL ← 97H
  
```

```

ex 1:  MOV AL, 92H ; AL ← 92H
      ADD AL, 94H ; AL ← (AL) + 94H
      DAA       ; AL ← 186H
  
```

## DAS [Decimal adjust after subtraction]

syntax :- DAS -

- This is similar to DAA.
- This instruction is used to convert the result of the subtraction of two packed BCD no. to valid BCD no.
- After the subtraction the result must be present in 'AL' Register in order to adjust the result
- DAS instruction works as follows

case i :-

After the subtraction if lower nibble is greater than 9 or if Auxiliary carry flag  $AC=1$ , 06 is subtracted from AL.

case ii :- After the subtraction if higher nibble is greater than 9 or if carry flag  $C=1$ , then 60H is subtracted from AL.

EX

$\begin{array}{r} 58H \\ - 19H \\ \hline 3FH \end{array}$	$\begin{array}{r} 58 \\ - 19 \\ \hline 39 \end{array}$	$\begin{array}{r} 16 \\ 58 \\ - 24 \\ \hline 34 \\ 108 \end{array}$
$\begin{array}{r} 3FH \\ - 06H \\ \hline 39H \end{array}$		

MOV AL, 58H      AL ← 58H

SUB AL, 19H      AL ← (AL) - 19H

AL ← 58 - 19H

AL ← 3FH

DAS

AL ← 39H



EX 2

41H  
- 19H  

---

28H  
- 06H  

---

22H

MOV AL, 41H  
SUB AL, 19H  
∴ A = 1  
DAS

EX 3

A = 1  
~~21H~~ 19H  
C = 1 41H  
038H

3/3/12

ASCII Arithmetic Instructions

Digit	ASCII code
0	30H
1	31H
2	32H
3	33H
4	34H
5	35H
6	36H
7	37H
8	38H
9	39H

AAM (ASCII adjust after multiplication)  
syntax :- AAM

- This instruction, After execution converts the product available in AX into unpacked BCD form
- This instruction is executed after MUL instruction.

2504  
 7  
 192  
 1  
 2420

EX 1 MOV AX, 0048 ; AX ← 0048  
 AAM ; AX ← 0408

EX 2 09 x 04      MOV CL, 04 ; CL ← 04  
 0036            MOV AL, 09 ; AL ← 09  
                   ↓            MUL CL ; AX ← (AL \* CL)  
 0306                            AX ← 09 x 04  
                                   AX ← 0036  
 AAM ; AX ← 0306

V.2 AAD [ASCII Adjust before division]

- This instruction, after execution converts two unpacked BCD digits in AH and AL to the equivalent hexadecimal number in AX.
- AAD ins<sup>n</sup> must be executed before the execution of div instruction

EX 1

58 (18) = 3AH

0508 → 0058 → 003AH  
 4            4            04

MOV CL, 04  
 MOV AL, 08 } AX ← 0508  
 MOV AH, 05 }

AAD ; AX ← 0058  
                   AX ← 003AH

DIV CL ; (AX) ÷ CL = 003AH  
                                   04



## Machine control Instructions :-

1. HLT :- This instruction stops the execution of instructions and halt the processor.
2. WAIT :- This instruction monitors the <sup>test</sup> test input pin. If  $\overline{\text{Test}} = 0$ , when wait instruction is executed the  $\mu\text{P}$  waits until  $\overline{\text{Test}}$  goes to logic 1.
3. LOCK :- when an instruction with lock prefix executes the logic level of lock ~~bar~~ out-put pin goes to logic zero.
4. NOP [no operation] when microprocessor encounters NOP instruction, it does nothing but consumes 3 clock cycle to execute.

1/2/17

## Interrupts of 8086/88

An interrupt is an external event that informs the microprocessor that a device needs its service.


- > Intel processors include two hardware pins INTR and NMI, that receives external interrupts.
- > The processor also has software interrupts using instructions.
- > 8086/88 has total of 256 interrupt from INT 00

INT 01  
|  
INT 255 (FFH)



## Interrupt Service Routine [ISR]

- with every Interrupt there must be a program associated with it.
- When Interrupt is invoked, it is asked to run a program to perform certain task. This subroutine is called ISR.
- The address of ISR is fetched from Interrupt vector table IVT.
- For each interrupt type, 4 memory locations are reserved in IVT.
- 2-bytes for offset address and 2-bytes for Segment address of Interrupt SR.
- IVT is located in the first 1024 memory locations.
- IVT has 256 Interrupt vectors.
- The Intel reserved the first 32 interrupt vectors.
- The last 224 interrupt vectors are available for users.





Segment high	} Type n. (Each vector)
segment low	
offset high	
offset low	

5/1/17

Steps taken by the processor when an interrupt occurs [processing steps of interrupt]

→ When an interrupt occurs, the processor performs the following steps:-

1. flag register content is pushed onto the stack [Saving flag register] and SP is decremented and -1d by 2.
2. Interrupt flag 'I' and Trap flag 'T' are disabled.
3. The current content of IP is pushed on to the stack, and SP is decremented by 2.
4. Current content of CS is pushed onto the stack and SP is decremented by 2. [Step 3 and 4 are saving the return addr.]
5. The INT no is multiplied by 4 to get the physical address of INT where offset address and segment addr of ISR is available.
6. Offset addr and Segment addr from INT are copied into IP and CS registers respectively.

7. From new CS and IP, the processor starts fetching the instructions and execute them. These instructions belongs to ISR.
8. The last instruction of ISR must be IRET to get IP, CS and Flag register back from the stack and make the CPU run the code from where it left off.

	← SP
CS high.	
CS Low	← SP
IP high.	
IP Low	← SP
flag high	
flag low	← SP

### Hardware Interrupts

- Two interrupt <sup>i/p</sup> pins of Intel 8086 used for hardware interrupts are INTR and NMI.
- INTR is an <sup>i/p</sup> interrupt to microprocessor which can be masked or unmasked using 'I' flag.
- NMI is an <sup>i/p</sup> to CPU which cannot be masked or disabled.
- These two interrupts are external interrupts activated by logic 1. When an interrupt is received through NMI type 2 or INT 02 interrupt occurs.

### Software interrupts :-

- If an ISR is called upon as a result of the execution of an instruction, such as



INTn where n is b/w 0 to 255  
 $0 \leq n \leq 255$ , it is referred as  
software interrupts.

- ex: (1) INT 21H (DOS call)  
(2) INT 10H (BIOS call)

8086 dedicated interrupts [Predefined interrupts]

1. INT 0 (Type 0)  $\rightarrow$  Divide by zero error  
Type 0 interrupt occurs whenever an attempt is made to divide a no. by zero anywhere in the programs.

2. INT 1 (Type 1)  $\rightarrow$  Single step execution.  
If  $T=1$ , the processor enters into step by step execution mode, i.e. Type 1 interrupt occurs when  $T=1$ .

3. INT 2 :- (Type 2)  $\rightarrow$  Non-maskable interrupt.  
When a logic 1 is placed on NMI pin, Type-2 interrupt occurs.

4. INT 3 :- (Type 3)  
This is a special instruction, when it is executed, Type 3 interrupt occurs.

5. INT 4 :- (Type 4)  $\rightarrow$  overflow.  
This is a special vector used with INT0 instruction. The INT0 instruction interrupts the processor when there is

An overflow in signed arithmetic i.e. Type-4 interrupt occurs if overflow flag is set

DOS interrupt INT 21H.

INT 21H is provided by DOS when DOS is loaded in CPU. There are many functions associated with INT 21H, depending on the no. present in AH register

i) INT 21H option 09H

Function :- To display a string on the monitor

AH ← 09H

DX ← offset address of string

Ex:

MSG1 DB "Abdul §"

LEA DX, MSG1

MOV AH, 09H

INT 21H

6/4/17

ii) INT 21H option 02H

To display a single character on the monitor

AH ← 02H

DL ← ASCII code of the character to be displayed.

Ex: MOV AH, DL, 'S' } character S is  
MOV AH, 02H } displayed  
INT 21H



② `MOV DL, 34H` } → ASCII CODE of 4.  
`MOV AH, 02H` }  
`INT 21H` } A is displayed.

3. `INT 21H` ~~option~~ Function 01H

Function: To Read a character with echo

$AH \leftarrow 01H$  (Function no)

after execution  $AL \leftarrow$  ASCII code of Read char.

Ex: `MOV AH, 01H` } wait until the  
`INT 21H` } key is pressed.

When the key is pressed, the ASCII code of the character is copied into AL register.

4. `INT 21H` Function 0AH

Function: To Read a string and store it in a buffer.

$AH \leftarrow 0AH$  (Function number)


$DX \leftarrow$  offset address of the buffer

Ex: `Buffer DB 40 DUP(?)`

`LEA DX, Buffer`

`MOV AH, 0AH`

`INT 21H`




## BIOS Interrupt using INT 10H

- INT 10H subroutines are burnt into ROM BIOS
- INT 10H routine are used to communicate with the computer's screen video.
- There are many functions associated with INT 10H
- some of the functions are:
  1. changing the color of the text.
  2. changing background colour of text.
  3. clearing the screen
  4. changing the location of the cursor
  5. to get the location of the cursor

Monitor screen in text mode is divided into 80 columns and 24 rows

Text screen :-



1. clearing the screen using INT 10H, function 06

To use INT 10H to clear the screen, following registers must be loaded with certain values

AH ← 06 (Function number)

AL ← 00 (Entire page) // page number

BH ← 07 (Normal Attribute) // special attribute



- (00) CH ← Row value of the <sup>starting</sup> starting point
- (00) CL ← column " "
- (23) DH ← Row value of the ending point
- (79) DL ← column " "

Write an ALP to clear the entire screen.

// .MODEL SMALL  
// .CODE

```
MOV AX, @DATA  
MOV DS, AX  
MOV AH, 06  
MOV AL, 00  
MOV BH, 07  
MOV CH, 00  
MOV CL, 00  
MOV DH, 23  
MOV DL, 79  
INT 10H
```

Setting the cursor to a specified location using INT 10H, Function 02H

- AH ← 02 (Function no)
- BH ← 00 (Page no, page 00)
- DH ← Row number
- DL ← column number } of the cursor location

WAP to move the cursor to move the position (15, 28)

```
MOV AX, @DATA  
MOV DS, AX  
MOV AH, 02H  
MOV BH, 00  
MOV DH, 15  
MOV DL, 28  
INT 10H
```

WAP to clear entire screen and move the cursor to location (21, 56)

```
MOV AX, @DATA  
MOV DS, AX  
MOV AH, 06  
MOV AL, 00  
MOV BH, 07  
MOV CH, 00  
MOV CL, 00  
MOV DH, 23  
MOV DL, 79  
INT 10H
```

```
MOV AH, 02  
MOV BH, 07  
MOV DH, 21  
MOV DL, 56  
INT 10H
```



Flu/17

→ change in the video mode using INT 10H, function 00H:

```
AH ← 00H (fun. no)
AL ← 07H (monochrome text mode)
    03H (CGA Text mode)
```


K.A.P using INT 10H to change the video mode to CGA text mode:-

```
MOV AH, 00 (Fun no)
MOV AL, 03 (CGA text mode)
INT 10H
```

Attribute byte in Monochrome monitors:-

There is an attribute associated with each characters on the screen.

Attribute provides information to the video circuitary such as colour, intensity, of the characters, Background colour etc.



Binary	Hex	Hex	Result
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	00000000	→ 00H	White on black
00000000	00000000	→ 07H	white on black normal
00000111	00000111	→ 0FH	white on black high intens
00001111	00001111	→ F0H	Black on white Blinking
11110000	11110000		

Registers used

AH ← 09H (Fun<sup>n</sup> no)

BH ← Page no.

AL ← ASCII code of character

CX ← Count for the repetition.

BL ← Attribute byte

WAP using INT10H to display the letters 'D' in 200 locations with the attribute black on white blinking. D are black and screen background is white.

MOV AH, 00H } set monochrome text mode.

MOV AL, 07H }

INT 10H

~~MOV~~ MOV AH, 09H (fun<sup>n</sup> no)

MOV BH, 00H (page)

MOV AL, 44H (ASCII code of 'D')

MOV CX, 200 (Repeat in 200 locations)

MOV BL, 0F07H (Attribute byte for black on

white blinking)

EXIT 10H

Attribute byte in CGA text mode 1-

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

B	R	G	B	I	R	G	B
---	---	---	---	---	---	---	---

Background

Foreground

B → Blanking

0 - non-blinking

1 - blink

I → Intensity

0 - high intensity

1 - low intensity



I	R	G	B	colour
0	0	0	0	Black
0	0	0	1	Blue
0	0	1	0	Green
0	0	1	1	Cyan
0	1	0	0	Red
0	1	0	1	Magenta
0	1	1	0	Brown
0	1	1	1	White
1	0	0	0	Grey
1	0	0	1	light blue
1	0	1	0	light green
1	0	1	1	light cyan
1	1	0	0	light red
1	1	0	1	light magenta
1	1	1	0	light brown
1	1	1	1	light white (highly intensity white)

MAP that puts white space (ASCII-20H) on entire screen. use high intensity white on a blue background attribute.

```

MOV AH, 00H
MOV AL, 03H (c80A text mode)
INT 10H
MOV AH, 09H (fn^no)
MOV BH, 00H (page 10)
MOV AL, 20H (ASCII of white space)
MOV CX, 800H (entire screen 24x80 = ( )10 = 800H)
MOV BL, 1FH (Attribute byte) 1FH = 0001 1111
INT 10H

```


END

12/1/17

MODULE - 3

SIGNED ARITHMETIC OPERATIONS

Signed byte operand (8-bit)



sign bit

n = 8

Range of numbers =  $-2^{n-1}$  to  $+2^{n-1} - 1$   
 $= -2^7$  to  $+2^7 - 1$   
 $= -128$  to  $+127$

To represent negative numbers.

1. Write the magnitude of the number using 8-bits without sign bit.
2. Take the ones complement by inverting each bit.
3. Take the 2's complement by adding one to the 1's complement

To represent 14


14 = 0000 1110  
 = 1111 0001 (1's complement)

-14.  $\downarrow$  1 11 10010      2's complement = F2A  
 sign bit                      magnitude



Range of no's	Binary	Hex
0	0000 0000	00H
+1	0000 0001	01H
+2	0000 0010	02H
⋮	⋮	⋮
+127	0111 1111	7FH
-128	1000 0000	80H
-127	1000 0001	81H
-126	1000 0010	82H
⋮	⋮	⋮
-1	1111 1111	FFH

Signed word size operand (16-bit)



$n = 16$                        $-32768$  to  $+32767$

Range of numbers =  $-2^{n-1}$  to  $+2^{n-1}-1$   
 $= -2^{15}$  to  $+2^{15}-1$

Range	Binary	Hex
0	0000 0000 0000 0000	0000H
+1	0000 0000 0000 0001	0001H
+2	0000 0000 0000 0010	0010H
⋮	⋮	⋮
+32767	0111 1111 1111 1111	7FFFH
-32768	1000 0000 0000 0000	8000H
⋮	⋮	⋮
-1	1111 1111 1111 1111	FFFFH

Overflow condition :- In 8-bit operations  
The overflow flag will set if any one of the following occurs condition occurs.

1. There is a carry from bit  $D_6$  to  $D_7$  but no carry out from  $D_7$ .
  2. There is a carry out from  $D_7$  but there is no carry from bit  $D_6$  to  $D_7$ .
- check the status.

```

EX 1. MOV AL, -128
      MOV CL, -2
      ADD AL, CL
  
```

check the status of overflow, carry and sign flag after the execution.

$n=8$

$$\begin{array}{r}
 \begin{array}{r}
 \boxed{1} \\
 \leftarrow \\
 *128 = 1000\ 0000 \\
 -2 = 1111\ 1110 \\
 \hline
 -128 = 0111\ 1110
 \end{array}
 \end{array}$$

incorrect result.

$OF = 1 \rightarrow$  There is ~~no~~ a carry out from  $D_7$   
 $CF = 1$  but no carry from  $D_6$  to  $D_7$   
 $SF = 0$

```

EX 2  MOV AL, -5      OF = 0
      MOV CL, -2      CF = 1
      ADD AL, CL      SF = 1
  
```

$$\begin{array}{r}
 -5 = \begin{array}{r} \boxed{1} \\ \leftarrow \\ 0111\ 1011 \end{array} \quad \begin{array}{r} 0010 \\ 1101 \\ \hline 0111 \end{array} \\
 -2 = 1111\ 1110 \\
 -7 = 1111\ 1001
 \end{array}$$



iii) Mov AL, +11  
 Mov CL, +19  
 ADD AL, CL

OF = 0  
 CF = 0  
 SF = 0

+11    0000 1011  
 +19    0001 0011  
 -----  
       0001 1100 = 1EH

iv) Mov AX, +21230  
 Mov CX, +3523  
 ADD AX, CX

+21230 = 0101 0010 1110 1110  
 +3523 = 0000 1101 1100 0011  
 -----  
       0110 0000 0011 0001

OF = 0  
 CF = 0  
 SF = 0


12/4/17

Instructions for conversion from 8-bit to 16-bit and 16-bit to 32-bit

i) CBW (convert byte to word)

syntax:- CBW

operation:-



Copy sign bit in AL to AH


Ex: MOV AL, 9AH ; AL = 9AH = 1001 1010  
 CBW ; AH = 1111 1111 AL = 1001 1010

notes4free.in  
 ↑  
 sign bit.

ii) CWD (convert word to double word)

Syntax: - CWD

operation.



Copy sign bit of AX to DX

ex: MOV AX, 4CAH; #  
CWD;

AX = 4CAH = 0100 1100 1010 0001  
↑  
sign bit

DX = 0000 0000 0000 0000

AX = 0100 1100 1010 0001

STRING instructions.

→ Each string instruction allows data transfer that are either a single character [byte] or double characters [word].

→ The index registers SI and DI are used along with string instructions to point to source string and destination string respectively. SI and DI

→ After the execution of string byte instructions, SI and DI are automatically incremented by 1, if the direction flag D=0.

→ SI and DI are automatically decremented by 1 if D=1.

→ After the execution of string word instructions, SI and DI are automatically incremented by 2 if D=0.



→ SI and DI are automatically decremented by 2  
if D=1

### MOVS

↳ MOVSB (move string byte)  
↳ MOVSW (move string word)

### MOVSB

Syntax: MOVSB

operation:  $(ES):[DI] \xleftarrow{\text{Byte}} (DS):[SI]$

$SI \leftarrow SI + 1$  } if D=0  
 $DI \leftarrow DI + 1$  }

auto increment mode.

$SI \leftarrow SI - 1$  } auto decrement mode.  
 $DI \leftarrow DI - 1$  }

$MOVSB = \begin{cases} \text{cld} // \text{clear D. if } D=0 \text{ autoinc} \\ \text{MOV AL, [SI]} \\ \text{MOV [DI], AL} \\ \text{INC SI} \\ \text{INC DI} \end{cases}$

$MOVSB = \begin{cases} \text{STD} // \text{set } D=1 \text{ auto decrement} \\ \text{MOV AL, [SI]} \\ \text{MOV [DI], AL} \\ \text{DEC SI} \\ \text{DEC DI} \end{cases}$

MOVSW

Syntax : MOV SWI

Operation : (ES):(DI) ← <sup>Word</sup> (DS):(SI)


SI ← SI + 2 } If D = 0.  
DI ← DI + 2 } auto increment.

SI ← SI - 2 } if D = 1  
DI ← DI - 2 } auto decrement

MOVSIB = {  
 CLD // clear D auto increment  
 MOV AX, [SI]  
 MOV [DI], AX.  
 Add SI, 2  
 Add DI, 2.

MOVSB = {  
 STD // set D = 1 auto decrement  
 MOV AX, [SI]  
 MOV [DI], AX  
 Sub SI, 2  
 Sub DI, 2.

1. Write a sequence of instructions to move 200 bytes of Data from a block of memory loc<sup>n</sup> starting with 4000H: 1234H to a block of memory loc<sup>n</sup> starting with 9000H: 3200H.





```

MOV DS, 4000H
MOV SI, 1234H
MOV ES, 9000H
MOV DI, 3200H
MOV CX, 200 // Loop count
NEXT: MOVSB
      LOOP NEXT.

```

```


01
CLD // clear D autoincrement
MOV DS, 4000H
MOV SI, 1234H
MOV ES, 9000H
MOV DI, 3200H
MOV CX, 200
NEXT: MOV AL, [SI]
      MOV [DI], AL
      INCB SI
      INCB DI
      LOOP NEXT.

```

18/11/17

## Interfacing

### 1. Memory Interfacing → M - Data Lines



CMPB

- CMPSB [compare string Byte]
- CMPSW [compare string word]

CMPSB

Syntax: CMPSB

- > This instruction compares byte in data segment pointed by SI with a byte in extra segment pointed by DI
- > SI and DI automatically incremented by 1 if D=0, else SI and DI are automatically decremented by 1 if D=1

$$\rightarrow [DS]:[SI] \xrightarrow[\text{Compare}]{\text{Byte}} [ES]:[DI]$$

- SI ← SI + 1, DI ← DI + 1 if D = 0
- SI ← SI - 1, DI ← DI - 1 if D = 1

CMPSWI

Syntax: CMPSWI

- > This instruction compares <sup>word</sup> byte in data segment pointed by SI with a <sup>word</sup> byte in extra segment pointed by DI
- > SI and DI automatically incremented by 2. and if D=0 else SI and DI are decremented by 2

$$\rightarrow [DS]:[SI] \xrightarrow[\text{Compare}]{\text{Word}} [ES]:[DI]$$

- SI ← SI + 2, DI ← DI + 1 if D = 0
- SI ← SI - 2, DI ← DI - 2 if D = 1



### SCAS

- ↳ SCASB [scan string Byte]
- ↳ SCASW [scan string word]

### SCASB

Syntax:- SCASB

This instruction compares a byte in AL with a byte in an extra segment memory location pointed by DI.

DI is incremented by 1 if D=0  
(or)

DI is dec by 1 if D=1

### Operation

(AL)  $\xleftrightarrow[\text{compare}]{\text{byte}}$  [ES]:[DI]

→ DI ← DI + 1, if D=0

→ DI ← DI - 1, if D=1

### SCASW

Syntax:- SCASW

### Operation

(AX)  $\xleftrightarrow[\text{compare}]{\text{word}}$  [ES]:[DI]

→ DI ← DI + 2, if D=0

→ DI ← DI - 2, if D=1

### REP prefix

REP instruction is a prefix to another instruction. REP prefix allows a string instruction to perform

the operation repeatedly.

- REP assumes the CX no of times the instruction to be repeated.
- The CX content decremented automatically after every execution of REP

REP ⇒ Repeat the following instruction until CX=0

or

Repeat if CX ≠ 0  
And Exit if CX = 0

Ex - MOV CX, 8 } Execution of CMPSB  
REP CMPSB } is repeated 8 times

REPE [Repeat if equal]

{ Repeat until CX=0 (and)

{ Repeat if operands are equal

{ exit if CX=0  
and

{ exit if operands are not equal.

REPNE [Repeat if not equal]

{ Repeat until CX=0 and

Repeat if operands are not equal.

{ exit if CX=0 and

exit if operands are equal.

REPE = REPZ

REPNE = REPNZ



2. Assuming that there is a spelling of "Europe" in an electronic dictionary and a user types in "Euotrope". Write a program that compares these two strings and displays the following messages depending on the result.
- (i) if they are equal, display the string. Spelling is correct else display spelling is <sup>incorrect</sup> not

.MODEL SMALL

.DATA

DICT DB "EUROPE\$"

TYPED DB "EUOTROPE\$"

MSG1 DB "Spelling is correct"

MSG2 DB "Spelling is incorrect"

.CODE

MOV AX, @DATA

MOV DS, AX

MOV ES, AX

CLD // set auto increment mode for SI and DI

LEA SI, DICT

LEA DI, TYPED

MOV CX, 06

REPE CMPSB

CMP CX, 0

JNE incorrect

LEA DX, MSG1

MOV AH, 09

INT 21H

incorrect? → JMP EXIT

LEA DX, MSG2

MOV AH, 09

INT 21H

EXIT : MOV AH, 4CH

INT 21H

END

$\overline{CS} \rightarrow$  chip select

$$\text{Organization} = 2^N \times M$$

Note

- $2^{10} = 1024 = 1K$
- $2^{11} = 2^*K$
- $2^{12} = 4K$
- $2^{13} = 8K$
- $2^{14} = 16K$
- $2^{15} = 32K$
- $2^{16} = 64K$
- $2^{17} = 128K$
- $2^{18} = 256K$
- $2^{19} = 512K$
- $2^{20} = 1M$
- $2^{21} = 2M$
- $2^{22} = 4M$
- $2^{23} = 8M$
- $2^{24} = 16M$
- $2^{25} = 32M$
- $2^{26} = 64M$
- $2^{27} = 128M$
- $2^{28} = 256M$
- $2^{29} = 512M$
- $2^{30} = 1G$

1. Determine the capacity and organization of a memory chip which has 12 address lines and 8 data lines

$$\text{Capacity} = 2^{12} \times 8 = 4K \times 8 = 32K \text{ bits}$$



EEPROM  $\rightarrow$  Electrically Erasable Programmable ROM

Organization:-  $2^n \times M$   
 $= 4K \times 8$

2. A 512K chip has 8-data lines, Determine the no of address lines

Ans  $8 \times 2^n = 512K$

$n = 17$

$\frac{512K}{8} = 2^n$

$64K = 2^n$

$2^{16} = 64K$

$n = 16$

Organization =  $2^{16} \times 8$

3. Find the organization and capacity of the following

i) EEPROM with  $A_0 \dots A_{14}$  &  $D_0 \dots D_7$   
Address line      Data line

$n = 15$

$M = 8$

Organization  $2^{15} \times 8$

Capacity =  $2^{15} \times 8 = 32K \times 8 = 256Kb$   
or  $32KB$

4. ii) SRAM with  $A_0 \dots A_{12}$   $D_0 \dots D_3$

$n = 13$

$M = 4$

Organization =  $2^{13} \times 4$

Capacity =  $8K \times 4 = 32Kbit = 4KB$

4. Find the capacity, Address and Data pins in the following -

i) 16K x 8 ROM.

$$= 2^4 \times 2^{10} \times 8$$

$$= 2^{14} \times 8$$

Address Lines = 14

Data Lines = 8

ii) 256K x 4 DRAM.

Address Line = 18

Data Line = 4

Capacity = 128KB

iii) 4M x 8

$$2^{22} \times 8, \quad n=22, \quad m=8$$

iv) 8M x 8

$$2^{23} \times 8, \quad n=23, \quad m=8$$

v) 32M x 8

$$2^{25} \times 8, \quad n=25, \quad m=8$$

vi) 32G x 8

$$2^{35} \times 8, \quad n=35, \quad m=8$$

vii) 128G x 8

$$2^{37} \times 8, \quad n=37, \quad m=8$$



20/4/17

Incomplete 6-7 pages

### 8-bit memory interface

In order to attach a memory device to the microprocessor, it is necessary to decode the address sent from the microprocessor.

For example, if a  $2K \times 8$  memory chip has to be interfaced to the microprocessor, the 11 address lines of the microprocessor to be connected to the chip and the remaining 11 address line of the  $\mu P$  to be connected to a decoding logic.

The  $\bar{O/P}$  of decoding logic must be connected to the enabled  $i/p$  ( $\bar{CS}$  or  $\bar{CE}$ ) of the decoder.

8088  $\mu P$  has 20-bit address bus ( $A_0 - A_{19}$ ) and 8-bit Data bus ( $D_0 - D_7$ )

→ Design a NAND gate decoder that selects EPROM of  $2K \times 8$  for the memory location range  $FF800H - FFFFFH$  of 8088  $\mu P$



$2^{11}$  memory chip  
-  $2K \times 8$

Memory chip as  
11 address line ( $A_0 - A_{10}$ )  
8 - data lines

$$2 \times 2^{10} \times 8 \\ = 2^{11} \times 8$$

## Address in Binary.

$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Hex
1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	FF800H
1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	FF801H
1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	FF802H



2. Address Range 40000H to 41FFFH using 8Kx8 chip

$$8K \times 8$$


$$2^3 \times 2^{10} \times 8$$

$$2^{13} \times 8$$

13 → address lines.  
8 → data lines


$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Hex
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	40000
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	40001
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	41FFF






1. Address Range DF000H to DFFFFH using  $4K \times 8$
2. DF800H to DFFFFH using  $2K \times 8$
3. C0000H to C0FFFH using  $2K \times 8$

3. Find the address range of the following memory design.



A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Hex	
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	98000H
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	98001H
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	98002H
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	9FFFFH

Address range : 98000H to 9FFFFH .  
 group of (1111) ⇒ enable .




A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Hex	
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	98000H
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	9BFFFH

Address range 98000H to 9BFFFH



## 3-8 Decoder (IC 74138)



G<sub>2B</sub>, G<sub>2A</sub> } Active low    G<sub>1</sub> ⇒ Active high.

C	B	A	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	0	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	0	1	1	0
0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	0	1	1	1	1	1
1	0	1	1	1	0	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1

① → Design memory system using 64k x 8 memory chip using 74138 decoder to select the memory address range C0000H to CFFFFH

No of addr line = 16

64k x 8


$$= 2^6 \times 2^{10} \times 8 = 2^{16} \times 8$$

data lines = 8

Bin	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Hex
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C0000H
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C0001H

1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 CFFFH  
 CBA ← TO memory chip →

74138.



A <sub>18</sub>	C	y <sub>0</sub>
A <sub>14</sub>	B	y <sub>1</sub>
A <sub>16</sub>	A	y <sub>2</sub>
		y <sub>3</sub>
		y <sub>4</sub>
G <sub>2</sub>	B	y <sub>5</sub>
G <sub>1</sub>	A	y <sub>6</sub>
A <sub>14</sub>	G <sub>1</sub>	y <sub>7</sub>



In the above fig. find the addr range for y<sub>2</sub> & y<sub>3</sub>.

Bin	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Hex
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A0001H
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A0001H
1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FFFFH



Digital

1. Looking at the design in figure 1, find the address range for  $Y_4$ ,  $Y_2$ ,  $Y_7$  and also determine the block size controlled by each line.



$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Hex
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	E8000H
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	F8001H
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	E8002H
1	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	EBFFFH

$Y_2$

∴ Address range for  $y_2$  is E8 000H to EBFFFH

$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Hex.
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F0000H
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	F3FFFH

∴ Address range is F0000H to F3FFFH.

$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_9$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Hex.
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

∴ Address range is F0000H to FFFFFH.



## Data Integrity in RAM and ROM.

- To ensure integrity of contents of ROM, Every PC must perform a check-sum calculation;
- The process of check-sum will detect any corruption in the contents of the data in ROM.
- Checksum method uses a checksum byte for error check.
- This checksum byte is an extra byte that is appended at the end of a series of bytes of data.
- To calculate the checksum byte, the following steps are performed.

Step 1 Add the bytes together and drop the carry at the end.

Step 2 Take the 2's complement of the total sum and is the checksum byte.

- At the receiving end, the error checking is performed by adding all bytes, including the checksum byte.
- The result must be zero. If the result is not zero, one or more bytes of data have been corrupted.

EX 1 Assume that we've 4-bytes hexadecimal data  
25H, 62H, 3FH and 52H.

- Find the check-sum byte
- Perform the check-sum operation to ensure data integrity



16 ) 24  
 16  
 8

3 - 

PAGE :  
 DATE : 1 1

→ If the second byte 62H had been changed to 22H. Show how checksum detects error.

i) 25H  
 62H  
 3FH  
 52H

1 108H ⇒ 00011000  
 ↑ 8 11100111  
 carry  
 ignore  
 11101000  
 E8H

Checksum Byte = E8H

ii) 25H  
 62H  
 3FH ⇒ No error  
 52H  
 E8H

2) 00H

iii) 25H  
 22H  
 3FH  
 52H  
~~62H~~  
 E8H

80H ⇒ Non-zero sum, error detected.



Q. Assuming that the last byte of the following data is the checksum-byte, show whether the data has been corrupted or not.  
data = 28H, C4H, 9EH, BEH, 8FH, 65H  
83H, 50H, A7H, 51H

	4	
	28H	
1	C4H	
	9EH	1
1	BEH	1
	8FH	1
1	65H	
	83H	
	50H	
	A7H	1
	51H	
	00H	⇒ no error in the data.


∴ 16-bit memory interfacing :- [8086]

The address space of 16-bit microprocessor is divided into two memory banks namely High bank (odd Bank), Low Bank (Even Bank)

→ Low Bank is connected to the lower half of 16-bit data bus [ie D<sub>0</sub> - D<sub>7</sub>]

→ High bank is connected to the upper half of the data bus [ie D<sub>8</sub> - D<sub>15</sub>]





To distinguish between odd and even banks, the microprocessor provides a signal called  $\overline{BHE}$  [Bank high enable] signal along with the address line A<sub>0</sub>. The following table shows the selection of banks.


$\overline{BHE}$	A <sub>0</sub>	Enabled Bank
0	0	Both banks are enabled for 16-bit data transfer
0	1	High bank is enabled for 8-bit data transfer (D <sub>15</sub> -D <sub>8</sub> )
1	0	Low bank is enabled for 8-bit (D <sub>7</sub> -D <sub>0</sub> )
1	1	Both banks are disabled

### Accessing Data in Odd and Even Bank

Accessing data in 8-bit UP (8088)  
(Only one memory bank)

P.T.O





Assume DS = 4000H


MOV [1235H], AL

Physical addr = DS × 10H + offset


= 40000 + 1235H

= 41235H

Accessing data in 16-bit ALP (8086)







Machine cycle = 4 clock signal.

→ Accessing odd bank and requires one machine cycle for  
 For `MOV [0345H], AX` It is accessing odd and even bank in one machine cycle.

IO

I/O Interfacing :-

I/O instruction :-

IN :- This instruction will receive 8-bit or 16-bit data from an I/O port.  
 = The received data is available in AL or AX depending on the size of the data.

Syntax :- `IN Source, Destination`  
`IN Dest, Source`  
`(AL or AX) (Port) 8-bit`

Format 1 :-

`IN AL, Port address` (Port address is 8-bit)  
`IN AX, port address`

Format 2 :- `MOV DX, Port address` } Port address is 16-bit  
`IN AL, DX`

(ii) `MOV DX, Port address`  
`IN AX, DX`

→ In Format 1 port address is 8-bit and we can have 256 port address (i.e. from 00H to FFH)



→ In format 2, port addr is 16-bit and can have 65536 port address

### OUT

Syntax : OUT Dest, source  
(Portaddr) (AL or AX)

#### Format 1

<i> OUT portaddr, AL

<ii> OUT portaddr, AX

Format 2 <i> MOV DX, Portaddr

OUT DX, AL

<ii> MOV DX, Portaddr

OUT DX, AX

#### EX:

1. In a given 8088 based system, port addr 22H is an I/P port for monitoring the temperature, write instructions to monitor the temperature in the port continuously. If temperature reaches 100° the the reg BH should contain 'Y'

NEXT : IN AL, 22H } Reading temp from port 22H

CMP AL, 100 } check the temp, if temp reaches

JNZ NEXT } 100, exit and store 'Y' in BH

MOV BH, "Y"

2. Write assembly language instruction to I/P data from port 300H and send it out to port 304H.


Port address is 16-bit

```
MOV DX, 300H } read data from 300H
IN AL, DX }
```

```
MOV DX, 304H } send data to port 304H
OUT DX, AL }
```

I/O Address decoding

We use an IC for decoding it 74373 → Latch



Truth table:

CLK	D	Q
1	1	1
1	0	0
0	Previous state	



eg Show the design of an I/O port with an 8-bit address 99H using AND gate, ~~and inverters~~, and 74373 latch.



04

Design out 99H, AL

$A_7$   $A_6$   $A_5$   $A_4$   $A_3$   $A_2$   $A_1$   $A_0$   
 1 0 0 1 1 0 0 1 = 99H

(IOW) - (8/10 write control signal)

→ It is an I/O control signal from  $\mu P$





Address bus 8-bit

74373 is used only for out instruction

2. Show the design of an o/p port with an Ip address of 31FH using 74373 latch and NAND gate.

31FH =  $\begin{matrix} A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \end{matrix}$




IC 74244 [usually acts as a Buffer]

P. T. O.




During Read  $\overline{IOR}$  is always 0



1. Show the design of  $\overline{IOR}$  using 74244, AND gate and inverters.



$$\begin{matrix} A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ \overline{IOR} = & 1 & 0 & 0 & 1 & 1 & 1 & 1 \end{matrix}$$

( $\overline{IOR}$ )  $\rightarrow$  (I/O Read Control signal)



2. IN AL, SFH.  
SF =

A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>  
1 0 1 1 1 1




I/O port design using 74138

1. OUT .304H, A1.

$\overline{IO/\overline{M}}$     A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>  
0        1    1    0    0    0    0    0    1    0    0

P.T.O






2. IN AL, 30CH

$A_9 = A_8 \quad A_7 = A_6 \quad A_5 = A_4 \quad A_3 = A_2 \quad A_1 = A_0$


$\overline{IOR} \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0$



26/11/17

PAGE :  
DATE : / /

# PROGRAMMING AND Interfacing (8255)




- It is a peripheral IC used for interfacing.
- This is programmable IC [programmable ports]
- It is a 40-pin IC.
- It has 3 8-bit ports.
- Port A [PA0-PA7] it is an 8-bit port and can be programmed as input or o/p.
- Port B [PB0-PB7] it is an 8-bit port and can be programmed as i/p or o/p.
- Port C [PC0-PC7] can be used all as i/p or o/p.
- Port C can also be used as a 4-bit ports i.e. Port C lower [PC0-PC3] and Port C upper [PC4-PC7]



- $\overline{RD}$  and  $\overline{WR}$  active low control signals are i/p's to 8255.
- $\overline{IOR}$  and  $\overline{IOW}$  control signals of 8155 are connected to  $\overline{RD}$  and  $\overline{WR}$  respectively.
- RESET it is an active high signal, input to 8255, used to clear the control reg.
- $A_0, A_1$  and  $\overline{CS}$  :-  $\overline{CS}$  is an active low signal is used to select the entire chip.
- The Address signals  $A_0$  and  $A_1$  are used to select specified port

$\overline{CS}$	$A_1$	$A_0$	Selected Port
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register

Control Register format of 8255





Port - A and Port - C Upper  $\rightarrow$  Group A  
 Port - B and Port - C Lower  $\rightarrow$  Group B

I/O mode  $\rightarrow$  mode 0  $\rightarrow$  simply send or receive data  
~~mode 1~~  $\rightarrow$  There is a handshake signal. [one way]  
~~mode 2~~  $\rightarrow$  Two way handshaking


BSR mode  $\rightarrow$  will see later

We are interested only in I/O mode, mode 0.

Example 1

1. (a) Find the control word if PA = out, PB = in  
 PC<sub>0</sub> - PC<sub>3</sub> = in, PC<sub>4</sub> - PC<sub>7</sub> = out

(b) Program the 8255 to get data from Port B and send it to Port A  
 The data from PCL is sent out to PCU. use the Port address of 300H to 303H for the 8255 chip



Control byte for 8255 is 83H

b

P.T.O



1010

		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
b	300H	1	1	0	0	0	0	0	0	Port A
	301H	1	1	0	0	0	0	0	1	Port B
	302H	1	1	0	0	0	0	0	1	Port C
	303H	1	1	0	0	0	0	0	1	Control Register

To be connected to A<sub>1</sub> & A<sub>0</sub> of 8255.

```

MOV DX, 303H
MOV AL, 83H
OUT DX, AL
    
```

} Initialization of Control Register.

```

MOV DX, 301H
IN AL, DX
    
```

} Receive data from PB

```

MOV DX, 300H
OUT DX, AL
    
```

} Send data to PA.

```

MOV DX, 302H
IN AL, DX
MOV CL, 4
ROL AL, CL
    
```

} Receive data from PC

```

MOV DX, 302H
OUT DX, AL
    
```

} Send Data to PC

B<sub>7</sub> B<sub>6</sub> B<sub>5</sub> B<sub>4</sub>  
0 0 0 1 0 1 0

P<sub>7</sub> P<sub>6</sub> P<sub>5</sub> P<sub>4</sub>  
1 0 1 0

23/4/17

1. 8255 shown in the following figure is configured as follows

Port A - i/p

Port B - o/p

and all the bits of Port-C has o/p.

i) Find the port address assigned to A, B, C and CR [control register]

ii) Find the control byte for the control Reg

iii) Program the ports to i/p Data from Port A and send it to Port B and Port C.


sol

Port - A  $\rightarrow$  i/p

B  $\rightarrow$  o/p

PCL  $\rightarrow$  o/p

PCU  $\rightarrow$  o/p.






Hex	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Port
298H =	1	0	1	0	0	1	1	0	0	0	Port A
299H =	1	0	1	0	0	1	1	0	0	1	Port B
29AH =	1	0	1	0	0	1	1	0	1	0	Port C
29BH =	1	0	1	0	0	1	1	0	1	1	Control Reg.

2
9
8

ii)

Control byte



= 90H

iii)

```

MOV DX, 29BH
MOV AL, 90H
OUT DX, AL
  
```

} Initialization of Control Reg.

```

MOV DX, 298H
IN AL, DX
  
```

} <sup>Read</sup> Receive data from port A

```

MOV DX, 299H
OUT DX, AL
  
```

} send data to port B

```


MOV DX, 29AH
OUT DX, AL
  
```

} send data to Pc


2. Show the Address decoding where Port-A of 8255 has an address of 300H, and also write a program to toggle all bits of PA continuously with a delay. Use INT 16H to exit if there is a key pressed.

sol)

A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
1	1	0	0	0	0	0	0	0	0	= 300H
1	1	0	0	0	0	0	0	0	1	= 301H
1	1	0	0	0	0	0	0	1	0	= 302H
1	1	0	0	0	0	0	0	1	1	= 303H



control word X → don't care.





```

AGAIN: MOV DX, 303H
      MOV AL, 80H
      OUT DX, AL
    } Initialize control
      Reg.

```

```

MOV DX, 300H
MOV AL, AAH
OUT DX, AL
} Send AAH to PA
AAH = 1010 1010
Delay
SSH = 0101 0101
Delay.
CALL DELAY

```

```

MOV DX, 300H
MOV AL, SSH
OUT DX, AL
CALL DELAY
} Send SSH to Pa

```

```

MOV AH, 01H
INT 16H
JZ AGAIN
} check if A is pressed
} Jump if Z=0!

```

```

DELAY PROC
NEXT: MOV CX, 0FFFFH
      DEC CX
      JNZ NEXT.
      DELAY ENDP

```

→ 4  
 → 7.

Total delay

```

DELAY PROC                                CS 36 = FFFF
    MOV SI, FFFFH
L2: MOV CX, FFFFH
    NEXT: DEC CX
        JNZ NEXT
        DEC SI
        JNZ L2
    DELAY ENDP
    
```


1. Show the decoding circuit for 1255 if we want port A to have an address 68H using NAND Gate inverters.
2. Write a P to monitor for a temperature of 100. If it is equal, it should be saved in Register BL, also send AAH to Port B and H4H to port C. Use the port address of your choice.
3. If 91H is the control word, indicate which port is I/P & which is O/P.

1: 68H = 0101000


A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1	0	1	1	0	0	0
1	0	1	1	0	0	1
1	0	1	1	0	1	0
1	0	1	1	0	1	1

P.T.O.





3. control word



Port A = ?/P

Port B = 0/P

Port C upper = 0/P

Port C lower = ?/P

2. Consider Port-A address = 22H.

$P_A = 22H$

$P_B = 23H$

$P_C = 24H$

$ER = 25H$

28/11/21 Memory cycle time and inserting wait states

- To access memory devices, CPU provides fixed amount of time, referred as memory cycle time.
- In 8088/86, memory cycle time takes 4-clock cycles
- 80286 through pentium, the memory cycle time is 2-clock cycles.
- If memory is slow, and its access time doesn't match with the memory cycle time of CPU, extra time can be requested from the CPU to extend the memory cycle time.
- The extra time is called wait state



1. Calculate the memory cycle time of a 20MHz 80886 System with

i) 0 wait state

ii) 1 wait state

iii) 2 wait state.

Sol

For 80886 memory cycle time is 2-clock cycle

$$f = 20 \text{ MHz}$$

$$\text{clock period} = \frac{1}{f} = \frac{1}{20 \times 10^6} = 0.05 \times 10^{-6}$$

$$= 50 \times 10^{-9}$$

$$T = 50 \text{ ns}$$

Memory cycle-time	wait state	memory cycle time with wait state
-------------------	------------	-----------------------------------

(a)

(b)

(a+b)

Q

i)  $2 \times T = 2 \times 50 \text{ ns}$   
 $= 100 \text{ ns}$

0 wait state 100 ns

ii) 100 ns

1 wait state = 150 ns  
 $= 1 \times 50 T = 1 \times 50 \text{ ns}$   
 $= 50 \text{ ns}$

iii) 100 ns

2 wait state 200 ns  
 $2 \times T = 2 \times 50 \text{ ns}$   
 $= 100 \text{ ns}$

Q. A Bus bandwidth

It is rate of Data transfer

$$\text{Bus bandwidth} = \left[ \frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in Bytes}$$

2. calculate the memory Bus-bandwidth for the following if the Bus speed is 20MHz.
- 80286 system with 0 wait state and 1 wait state (16-bit data bus)
  - 386 system with 0 wait state and 1 wait state (32-bit data bus)

50)

$$T = \frac{1}{f} = \frac{1}{20\text{MHz}} = \underline{50\text{ns}}$$

i) 80286 System, memo

memory cycle time is 2 clock cycle.

Bus width = 16 bits = 2 bytes

Bus cycle time = Memory cycle time with wait state.

memory cycle time

0 wait state

$$\begin{aligned} \text{Bus cycle time} &= 2T + 0 \text{ wait state} \\ &= 2 \times T = 100\text{ns} \end{aligned}$$

$$\therefore \text{Bus bandwidth} = \left[ \frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in Bytes}$$

$$= \left[ \frac{1}{100 \times 10^{-9}} \right] \times 2$$

$$= 0.01 \times 10^9 \times 2 \text{ Bytes/sec}$$

$$= 20 \times 10^6 = 20\text{MBytes/s}$$

P.T.O



1 wait state

$$\begin{aligned}\text{Bus cycle time} &= 2T + 1 \text{ wait state} \\ &= 100 + 50 \\ &= 150 \text{ ns.}\end{aligned}$$

$$\begin{aligned}\text{Bus BW} &= \left[ \frac{1}{150 \times 10^{-9}} \right] \times 2 \\ &= 13.33 \times 10^6 \times 2 \\ \therefore &= 26.66 \times 10^6 \\ &= 26.7 \text{ MBps.}\end{aligned}$$

ii) 386 system

a) 0 wait state

$$\text{Bus bandwidth} = \left[ \frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in bytes}$$

$$\begin{aligned}&= \frac{1}{\frac{100 \text{ ns}}{25}} \times 4 \\ &= 40 \text{ MBps}\end{aligned}$$

b) 1 wait state

$$\text{Bus BW} = \left[ \frac{1}{\text{Bus cycle time}} \right] \times \text{Bus width in byte}$$

$$= \frac{1}{150 \text{ ns}} \times 4.$$

$$= \frac{10^9}{15} \times 4.$$

$$= 0.267 \times 10^8.$$

$$= 26.7 \times 10^6 \text{ Bps}$$

$$= 26.7 \text{ MBps}$$



Sub code: 15CS44

IV Sem CSE/ISE

MODULE - 04

Chapter ①: ARM Embedded Systems

Difference between Microprocessor & Microcontroller

- \* → Microprocessor has only CPU inside it. They don't have RAM, ROM and other peripheral on the chip. (Memory controller, Interrupt controller, Timer etc).  
→ System designer has to add them externally to make them functional.
- \* → Microcontroller has a CPU, in addition with a fixed amount of RAM, ROM and other peripherals, all embedded on a single chip.
- \* → Microcontrollers are designed for specific purpose/tasks. Specific means applications where the relationship of input and output is defined. Depending on the input, some processing needs to be done and output is delivered.  
Ex: Washing machine, remote control, microwave oven, cars, telephone, etc.
- Since the applications are specific, they need small resources like RAM, ROM, I/O ports etc and hence can be

Sandeep Kumar  
Dept. of CSE  
Cambridge JIIT



Page (2)  
Part 1) embedded on a single chip. This in turn reduces the size and cost.

\* Microprocessor find applications where tasks are unspecific like developing software, games, photo editing, etc in a single system. They need high amount of resources like RAM, ROM, I/O ports etc.

\* Processing speed of microcontrollers is about 8 MHz to 50 MHz, but the speed of general purpose microprocessors is about 1 GHz, so it works much faster than microcontrollers.

\* Microprocessors cannot be used stand alone. They need other peripherals like RAM, ROM, buffer, I/O ports etc. and hence a system designed around a microprocessor is quite high costly.

\* In microcontroller program memory and data memory are separate.

In Microprocessor, program and data memory are stored in same memory module.



# Part 3 Difference between CISC & RISC Page 3


## CISC

## RISC


- |                                                                                                                                                            |                                                                                                                                                                                |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| → Complex Instructional Set computer                                                                                                                       | Reduced Instruction Set computer                                                                                                                                               |
| → Large number of <u>Complex instructions</u>                                                                                                              | <u>Small number</u> of instructions.                                                                                                                                           |
| → Instructions are of <u>variable number of bytes</u>                                                                                                      | Instructions are of <u>fixed number of bytes</u>                                                                                                                               |
| → Instructions take <u>varying amounts of time</u> for execution                                                                                           | Instructions take <u>fixed amount of time</u> for execution                                                                                                                    |
| → Large number of <u>Addressing modes</u> , provides flexibility in choosing various ways of performing the data transfer, arithmetic and other operations | → less number of <u>Addressing modes</u> , provides <u>no flexibility</u> in choosing the many different ways of performing the data transfer, arithmetic and other operations |
| → <u>Small amount of cache</u> and <u>very few registers</u> .                                                                                             | <u>Large cache</u> and <u>large number of registers</u> .                                                                                                                      |



Emphasis on hardware i.e., relies more on hardware for instruction functionality.  
 ∴ CISC instructions are more complicated



Emphasis on software i.e., provide greater flexibility and intelligence in software rather than hardware. As a result RISC design places more greater demands on the compiler.



## RISC Design philosophy

RISC philosophy is implemented with four major design rules:

1) Instructions: RISC processors have reduced number of instructions. These classes provide simple operations that can be executed in a single cycle.  
 → compiler synthesizes complicated operations by combining several simple instructions.

2) Pipelining: The processing of instructions is broken down into smaller units that can be executed in parallel by pipelines.

Page 5  
3) Registers: RISC machines have a large general purpose register set. Any register can contain either data or an address.  
→ RISC processors have dedicated registers for specific purposes

4) Load-store architecture: The processor operates on data held in registers. Separate load and store instructions transfer data between the registers bank and external memory.  
→ This separates memory access from data processing, because (memory access is costly)

## ARM Design Philosophy:

### Instruction set for Embedded Systems:

#### ARM

There are a number of physical features that have driven the ARM processor design:

- ↳ Low power consumption
- ↳ Limited memory: high code density
- ↳ Simple Hardware Execution Unit

ARM core is not a pure RISC architecture because of the constraints of its primary application - the embedded system.



## Instruction set for Embedded System:

The ARM instruction set differ from the pure RISC definition in several ways. This makes the ARM suitable for embedded applications.

↳ Variable cycle execution for certain instructions: Not every ARM instruction executes in a single cycle.

↳ More complex instruction: This expands the capability of many instructions to improve the core performance and code density.

↳ Thumb 16-bit instruction set:  
Second 16-bit instruction set called Thumb, that permits the ARM core to execute either 16 or 32 bit instructions. The 16-bit instructions improve the code density by 30%.

↳ Conditional Execution: Improves performance and code density by reducing branch.

↳ Enhanced instructions - The enhanced Digital Signal Processors (DSP) were added to the standard ARM instruction set to support 16x16 bit multiplier operation.

## Embedded System Hardware

Embedded Systems can control many different devices from small sensors to real time control systems.

Following fig shows a typical embedded device based on an ARM core.

\* Each box represents a feature or function. The lines connecting the boxes are the buses carrying data.

We can separate the device into four main components

— ARM processor: controls the embedded device


— Controllers: coordinate important functional blocks (eg interrupt and memory controller)

— Peripherals: USB, LCD, etc.

— Bus: is used to communicate between different parts of the device.

Sandeep Kumar  
Dept of CSE  
Cambridge





## ARM Bus Technology :

- ↳ Embedded system uses different bus technologies than those designed for x86 PC
- Embedded device use an on chip bus
- Core is a master who initiates data transfer

- ↳ A bus has two architecture levels
  - \* Physical level that covers the electrical characteristics and bus width (16, 32 or 64 bits)
  - \* Second level deals with protocol - the logical rules governing the communication between processor and peripheral.

## AMBA Bus protocol :

AMBA (Advanced Microcontroller Bus Architecture)

↳ 1996, it's introduced and widely adopted as the on chip bus architecture for ARM processors.

↳ The first AMBA buses introduced were

- \* ASB : ARM system bus and
- \* APB : ARM peripheral bus.

↳ Later, ARM introduced another bus design

- \* AHB : ARM high performance bus



Using AMBA

- ↳ peripheral designers can reuse the same design on multiple projects (with different processor Architecture)
- ↳ Plug and play.

AHB provides higher data throughput than ASB. Because

- \* It use a centralized multiplexed bus scheme
- \* This change allows the AHB bus to run at higher clock speed.
- \* It is 64/128 bit width

MEMORY :

- An Embedded System has to have some form of memory to store and execute code.
- We have to consider the price, performance and power consumption of the memory.
- Specific memory characteristics hierarchy, width type.

Hierarchy:

Page (11)

Following fig shows the memory trade-off for L-Cache: used to speed up data transfer between core and Main Memory - located near the ARM core.


- Provides an overall increase in performance but with a loss of predictable execution time.

Types:

DRAM - The most commonly used RAM for devices.

- Need to have its storage cells refreshed and given a new electronic charge every few milliseconds.

SRAM: faster than DRAM



Width: The memory width is the number of bits the memory returns on each access. → Typically 8, 16, 32 or 64 bits.



## Peripherals :

Page 12

Embedded system that interact with the outside world need some form of peripheral device

↳ Peripherals range from a simple serial communication device to a more complex  $\text{802.11}$  wireless device.

\* Controllers are specialised peripherals that implement higher level of functionality within an embedded system.

\* Two important types of Controller are

- 1) Memory Controller
- 2) Interrupt Controller

## Memory Controllers :

Connect different types of memory to the processor bus.

→ On power-up a memory controller is configured in hardware to allow certain memory device to be active. These memory devices allow the initialization code to be executed.

→ Some memory devices must be set up by software.

## Interrupt Controller :

- When a peripheral or device requires attention, it raise an interrupt to the processor.
- An interrupt controller provides a programmable governing policy.
- There are two types of interrupt controller available for the ARM processor

### 1) Standard interrupt controller

↳ Sends an interrupt signal: can be programmed to ignore or mask an individual device.

↳ Its interrupt handler determines which device requires service.

### 2) Vector Interrupt Controller (VIC)

↳ Associate a "priority" and a "handler address" to each interrupt.

↳ ~~Depending on its size~~




# Embedded System Software

→ An embedded system needs software to drive it.

→ There are four typical software components required to control an embedded device.

- Initialization code
- Operating system (OS)
- Device drivers
- Application



## 1) Initialization or Boot code :

→ takes the processor from the reset state to state where the OS can run.

→ It usually configures the memory controller and ~~is~~ and initializes some devices.

→ handles a number of administrative tasks prior to handing control over an operating system :

→ Three different tasks

\* Initial hardware configuration

\* Diagnostics — Fault identification & isolation.

\* Booting — loading OS image

2) Operating System (OS)

- ↳ OS organizes the system resources
  - \* peripherals
  - \* Memory
  - \* Processing time

↳ So that these resources can be efficiently used by <sup>different</sup> applications.

The main OS ARM supports is ~~RT~~

- ↳ RTOS
- ↳ platform OS

3) Applications

- ↳ OS schedules applications
- ↳ ARM processors are found in the applications include networking, automotive, mobile devices, cameras devices etc.

Chapter 1: ARM Embedded Systems.

Question Bank

- 1) Explain the difference between microprocessor and microcontroller
- 2) Explain the difference between CISC and RISC processors.
- 3) Explain the design rules on which RISC philosophy is implemented.



- 4) Explain the ARM Design philosophy  
(physical features that have driven the ARM processor design)
- 5) Explain the embedded system hardware based on a ARM core (with a neat diagram)
- 6) Explain the following w.r.to ARM system design
  - i) ARM bus technology
  - ii) AMBA Bus protocol
  - iii) MEMOR
  - iv) Memory controller
  - v) Interrupt controller
- 7) Explain Embedded System Software (Initialization code, operating system and applications)

SHANDEEP KUMAR  
 DEPT. OF CSE  
 CAMBRIDGE IIT


SANDEEP KUMAR  
DEPT OF CSE  
CAMBRIDGE IIT

Page 17  
Module - 4  
Chapter - 2

M.M.  
IV CSE/ISE  
Subcode: 15CS44

# ARM PROCESSOR Fundamentals

ARM Core dataflow model :





- Fig shows the components that make up an ARM core.

→ A programmer can think of an ARM core as functional units connected by data buses.

→ Boxes represent either an operation unit or storage area

→ Data enters the processor core through data bus.

→ Data may be an instruction to execute or a data item.

→ The ARM processor uses load-store architecture.

→ Load instructions copy data from memory to registers in the core

- Store instructions copy data from registers to memory.

→ There are no data processing instructions that directly manipulate data in memory.

→ Data processing is carried out only in registers.

Page 19

The operational units are

1) Register file :

↳ A storage bank made up of 32-bit registers

↳ Since the ARM core is a 32-bit processor, most instructions treat the registers as holding signed or unsigned 32-bit values.

2) Sign extended hardware :

↳ It converts signed 8-bit and 16-bit numbers to 32-bit values as they are read from memory and placed in a register.

3) ARM instructions :

↳ Typical have two source registers  $R_n$  and  $R_m$  and a single destination register  $R_d$ .

↳ Source operands are read from the registers file using the internal buses A and B respectively.

The result in  $R_d$  is written back to register file using result bus.



4) The ALU (Arithmetic and Logic Unit) or MAC (Multiply Accumulate Unit):

↳ takes the register values  $R_n$  and  $R_m$  from the A and B buses and compute a result.

↳ Data processing instructions write the result in  $R_d$  directly to the register file.

↳ Load and store instructions use the ALU to generate an address to be held in the address register and broadcast on the address bus.

5) Barrel shifter:

The register  $R_m$  can be preprocessed in the barrel shifter before it enters the ALU. Together the barrel shifter and ALU can calculate the wide range of Expressions and addresses.

6) Incrementer:

↳ For load and store instructions the incrementer updates the address register before the core reads or writes the next register value from or to the next sequential memory location.



Page (21)

## Features of ARM Processors

↳ ARM is a 32 bit Architecture

↳ when used in relation to the ARM

- Byte means 8 bits

- Halfword means 16 bits (two bytes)

- Word means 32 bits (four bytes)

↳ Most ARMs implement two instruction sets

- 32 bit ARM instruction set

- 16 bit Thumb instruction set

↳ ARM has seven basic operating modes

1) - User: Unprivileged mode under which most tasks run

2) - FIQ (Fast Interrupt request): entered when a high priority interrupt is raised.

3) - IRQ (Interrupt Request): Entered when low priority interrupt is raised.

4) - Supervisor: Entered on reset and when a software interrupt instruction is executed.



5) Abort: Used to access memory access violations

6) Undefined: Used to handle undefined instructions.

7) System: Privileged mode using the same registers as user mode.

↳ ARM has three operand instructions: Two source operand registers and one result register.

## Registers of ARM processor

ARM has 37 registers, all 32-bits long.

There are upto 18 active registers:

↳ 16 data registers (r0 - r15)

↳ CSCR (Current program status Reg)

↳ SPSR (Saved program status register)


Three registers r13, r14, r15 are assigned a particular task.

r13 - Stack pointer - store the address of the top of the stack

r14 - link register: Store the return address whenever it calls a subroutine

r15 - Program Counter - contains the address of next instruction to be fetched by the processor

r13, r14, and r15 can also be used as general purpose registers





SANDEEP KUMAR  
 DEPT. OF CSE  
 CAMBRIDGE IIT

Registers available in user mode



# Current-Program Status Register (CPSR)

- dedicated 32 bit register resides in the register file



CPSR has four fields

Flags, Status, Extension, Control

## Conditional Code flags:

C (Carry flag): To indicate the ALU operation generated the carry.

V (overflow): To indicate the ALU operation overflowed.

Z (Zero flag): To indicate the Zero result from ALU.

N (Negative): To indicate the negative result from ALU.

## Interrupt disable bit

I=1: Disable IRQ (Interrupt Request)

F=1: Disable FIQ (Fast Interrupt)

T-bit T=0: Processor in ARM state  
T=1: Processor in Thumb state

Mode bits : Specify the processor mode

### Bank Registers:

- Following fig shows all 37 registers in the register file
- Of those, 20 registers are hidden from a program at different times. These registers are called banked registers.
- They are available only when the processor is in a particular mode

For example: Abort mode has registers  $r13_{ab}$ ,  $r14_{abl}$  and  $sp_{s-abl}$ .


- Every processor mode except user mode can change mode by writing directly to the mode bits of the CPSR.
- All processor modes except system mode have a set of associated banked registers that are a subset of main 16 registers.



- If you change the processor mode, the banked registers from the new mode will replace ~~the~~ an existing register.

(Maps one to one to user mode register)

Example - When the processor is in the Interrupt-request mode, the instructions you execute still access registers R13 and R14. However, then register are the banked registers R13-irq and R14-irq. User mode registers R13 and R14 not affected.






## PIPELINE

↳ ARM uses a pipeline in order to increase the speed of the flow of instructions to the processor.

↳ Allows several operations to be undertaken simultaneously, rather than serially.

Following fig shows the three stage pipeline



→ Fetch loads an instruction from memory


→ Decode identifies the instruction to be executed.

→ Execute processes the instruction and writes the result back to a register

Following fig shows the pipeline using a simple example.

- It shows the three instructions (ADD, SUB & CMP) being fetched, decoded and executed by the processor.





In cycle 1, core fetches ADD instruction from memory

In cycle 2, the core fetches the SUB instruction and decodes the ADD instruction

In cycle 3, ADD instruction is executed, the SUB instruction is decoded, and the CMP instruction is fetched.

This procedure is called filling the pipeline

Q.

(SOURCE DIGINOTES)

# Exceptions, Interrupts, AND the Vector Table

When an exceptional interrupt occurs, the processor sets the PC to a specific memory address. The address is a special address space called the vector table.

The entries in the vector table are instructions that branch to specific routines (Interrupt Service Routine) designed to handle interrupt.

The memory map address 0x0000 0000 is reserved for the vector table.

When an exception or interrupt occurs, the processor suspends normal execution and starts loading instructions from the exception vector table.

Each vector table entry contains a form of branch instructions pointing to the start of a specific routine.

- When an exception occurs, the ARM
  - copies CSPR into SPSR - (mode)
  - sets appropriate CSPR bits
    - change ARM state
    - change to exception mode



- Disable interrupts Page 38

- Store the return address in link register
- Set PC to vector address (ie subroutine address)

To Return, exception handler needs to

- ↳ Restore CSCR from SPSR
- ↳ Restore PC from link register

001C	RIS
0018	IRIS
0014	(Reserved)
0010	Data Abort
000C	<del>Prefetch Abort</del>
0008	<del>Software interrupt</del>
0004	Undefined instruction
0x0000 0000	Reset

SOURCE DIGITAL  
Vector Table

Reset vector: location of the first instruction executed by the processor when power is ON.

- Undefined instruction vector: is used when the processor cannot decode an instruction.
- Software interrupt vector is called when you execute a SWI instruction. The SWI instruction is frequently used as the mechanism to invoke an operating system routine.
- Prefetch Abort vector occurs when the processor attempts to fetch an instruction from an address without the correct access permissions.
- Data Abort vector is raised when an instruction attempts to access data memory without the correct access permissions.
- Interrupt Request Vector (IRQ) is used by external hardware to interrupt the normal execution flow of the processor.
- Fast Interrupt Request Vector is similar to the interrupt request but it is reserved for hardware requiring fast response times.



## Core Extensions of ARM

Page 32

→ There are three hardware extensions around core, placed next to the ARM Core.

→ They improve performance, manage resources, and provide extra functionality.

→ Three hardware extensions are

↳ 1) Cache and tightly coupled Memory

↳ 2) Memory management

↳ 3) Co-processor interface.

1) Cache and tightly coupled Memory :


→ Cache is a block of fast memory placed between main memory and the core.

→ With a cache the processor core can run for the majority of the time without having to wait for data from slow external memory.


→ Most ARM based embedded system uses a single level cache internal to the processor.

→ ARM has two forms of cache;

→ First type combines both data and instructions into a unified cache shown in the following fig



→ Second type, has separate caches for data and instructions shown in the fig.





## 2) Memory Management :

Embedded systems use multiple memory devices

→ It is necessary to organize these devices and protect the system from applications trying to make inappropriate accesses to hardware

→ This is achieved with the assistance of memory management devices/hardware

→ ARM core has three types of memory management hardware

→ No external providing no protection

→ Memory protection unit providing limited protection

→ Memory management unit providing full protection

## 3) Coprocessor :

A coprocessor extends the processing features of a core by extending the instruction set or providing configuration registers.

→ More than one processor can be added via the co-processor interface



- The coprocessor can be accessed through a group of dedicated ARM instructions that provide load-store type interface.
- The coprocessor can also extend the instruction set by providing a specialized group of new instructions.

## Chapter 2 : Question Bank

- 1) Explain with a neat diagram, ARM Core data flow model
- 2) Explain the seven basic operating modes of ARM.
- 3) Explain with a neat diagram, Registers of ARM processor.
- 4) Explain Current-Program Status Register (CPSR) of ARM / Explain Conditional code flags.
- 5) Explain with neat diagram, the Register Bank of ARM core
- 6) Explain the pipeline execution of ARM instructions with an example.
- 7) Draw <sup>Explain</sup> the Interrupt Vector Table of ARM core and also explain the steps taken by the ARM core when an exception/Interrupt occurs.
- 8) Explain the Core extensions of ARM with diagrams.



Data processing instructionsARM Instruction set

- MOVE instructions
- Arithmetic instructions
- Comparison instructions
- Logical instructions
- multiply instructions

Conditional Execution

- ARM instruction can be made to execute conditionally by post fixing them with the appropriate conditional code field
- This improves code density and performance by reducing the no of forward instructions.

ex

ADD r0, r1, r2 ;  $r0 = r1 + r2$

Same exo can be written as

ADDEQ, r0, r1, r2 ; if  $Z=1$ ,  
then perform  $r0 = r1 + r2$

The following table shows the possible conditional codes with postfix

Postfix	Description	Flag tested
EQ	Equal	$Z=1$
NE	Not Equal	$Z=0$
CS/HS (CMP)	Unsigned Higher or Same	$C=1$
CC/LQ	Unsigned Lower	$C=0$
MT#	Minus	$N=1$
PL	positive or zero	$N=0$
VS	Overflow	$V=1$
VC	No-overflow	$V=0$
HI	Unsigned Higher	$C=1 \ \& \ Z=0$
LS	Unsigned Lower or same	$C=0 \ \& \ Z=1$
GE	Greater or Equal	$N=V$
LT	Less than	$N \neq V$






## Barrel Shifter

The ARM does not have actual shift instruction. Instead it has a barrel shifter which provides a mechanism to carry out shifts as part of other instructions.

Data processing instructions are processed within ALU.

ARM processor shifts the 32-bit binary pattern in one of the source registers left or right by a specific no of positions before it enters ALU.

This shift increases power & flexibility of many data processing operations.



eg: `MOV Rd, Rn, N` [without barrel shift]

`MOV Rd, Rn, LSL#5` [with barrel shift]  
N

Before execution

$$R_7 = 5$$


$$R_8 = 8$$

After execution:  $R_8 = 8$


$$R_7 = 5 \times 4 = 20$$

The following shift & rotate instructions support wld in Barrel shifter


1) LSL: Logical shift left [multiply the power of two]



2) LSR : Logical shift right [Divides by power of two]




3. Arithmetic shift right : ASR [Divide by powers of 2]  
E<sub>1</sub> reserves sign bit.



4. Rotate right :- ROR

Similar to ASR but LSB is shifted to MSB



CAMBRIDGE  
INSTITUTE OF TECHNOLOGY

(SOURCE DIGINOTES)



Arithmetic Instructions

Syntax :  $\langle \text{Mnemonic} \rangle \{ \langle \text{Condition} \rangle \} \{ S \} \cdot R_d, R_n, N$

$N \rightarrow$  can be an immediate data, Register or barrel shifted reg. data

1. ADD	Add two 32-bit values	$R_d = R_n + N$
ADC	Add two 32-bit values with carry flag	$R_d = R_n + N + \text{carry flag}$
SUB	Subtract two 32-bit value	$R_d = R_n - N$
SBC	Subtract with carry two 32-bit value	$R_d = R_n - N - \text{carry flag}$
RSB	Reverse subtract two 32-bit value	$R_d = N - R_n$
RSC	Reverse subtract with carry two 32-bit value	$R_d = N - R_n - \text{carry flag}$
Mnemonic	Description	Operation

$N \rightarrow$  can be an immediate data, Register, or a barrel shifted data.

Ex

i)  $\text{ADD } r_1, r_4, r_5$  ;  $r_1 = r_4 + r_5$  } flags are not updated  
 ii)  $\text{ADDEQ } r_1, r_4, r_5$  ; if  $r_4 = r_5$ , i.e.  $Z=1$  }  
 $r_1 = r_4 + r_5$

iii)  $\text{ADDs } r_1, r_4, r_5$ ;  $r_1 = r_4 + r_5$ ; conditional flags are updated.

iv)  $\text{SUB } r_1, r_4, r_5$ ;  $r_1 = r_4 - r_5$

v)  $\text{SBC } r_1, r_4, r_5$ ;  $r_1 = r_4 - r_5 - \text{carry flag}$ .

vi)  $\text{RSB } r_1, r_4, r_6$  //  $r_1 = r_6 - r_4$

vii)  $\text{RSC } r_1, r_4, r_6$  //  $r_1 = r_6 - r_4 - \text{carry flag}$ .

8. PRE [Before Execution]

$r_0 = 0x00000000$

$r_1 = 0x00000002$

$r_2 = 0x00000001$

SUB  $r_0, r_1, r_2$

$r_0 = r_1 - r_2$

Post POST [After Execution]

$r_0 = 0x00000001$

$r_1 = 0x00000002$

$r_2 = 0x00000001$

Flags are not updated

9. PRE  $r_1 = 0x00000001$

SUBS  $r_1, r_1, \#1$

$r_1 = r_1 - 1$

$r_1 = 0x00000001$

$1 = 0x00000001$

POST  $r_1 = 0x00000000$

Flags are modified

Flags:  $Z=1, C=0, N=0, V=0$

Using Barrel shifter with ~~shifts~~ Arithmetic Instruction

PRE:  $r_0 = 0x00000000$

$r_1 = 0x00000005$

ADD  $r_0, r_1, (r_1), LSL \#1$

Logical shift left by 1 of  $r_1$  by 1

Barrel shifted data

$r_1 = 0x00000005$

$r_1 = 00000000101$

A  $r_1, LSL \#1$  000000001000 ←



$$\therefore r_0 = r_1 + r_2, LSL \# 1$$

$$\begin{array}{r} 1010 = r_1, LSL \# 1 \\ 0101 = r_2 \\ \hline 1111 \\ \hline F \end{array}$$


$$\therefore r_0 = 0x0000000F$$

$$2. r_1 = 0x00000008$$

$$r_2 = 0x00000043$$

$$ADD r_0, r_1, r_2, LSL \# 2$$

$$i) \text{ } r_2, LSL \# 2$$



$$r_2 = \dots 0 \quad 4 \quad 3$$

$$0000 \quad 0100 \quad 0011$$

$$0000 \quad 1000 \quad 0100$$

$$R_0 r_2 = 0000 \quad 0000 \quad 1100 \quad \text{after 2 shift}$$

$$\therefore r_2 = 0x0000010C$$

$$r_0 = r_1 + r_2, LSL \# 2$$

$$r_1 = 0x00000008$$

$$r_2, LSL \# 2 = \frac{0x0000010C}{0x00000114}$$

$$\therefore r_0 = \underline{0x00000114}$$

3.  $r_4 = 0x00000431$

$r_5 = 0x00000290$

SUB  $r_2, r_4, r_5, LSR \# 2$

i)  $r_5, LSR \# 2$

$r_5 = \dots 0290$

$$\begin{array}{r} 0000\ 0010\ 1001\ 0000 \\ \underline{0000\ 0000\ 1010\ 0100} \\ 0000\ 0010\ 0011\ 0000 \\ 0000\ 0000\ 1010\ 0100 \\ \hline 0000\ 0000\ 0000\ 0000 \end{array}$$

$r_5 = 0x000000A4$

$\therefore r_2 = r_4 - r_5, LSR \# 2$

$$\begin{array}{r} 0x00000431 \\ \underline{0x000000A4} \\ \hline \end{array}$$

$$\begin{array}{r} 0100\ 0001\ 0000 \\ \underline{00001010\ 0100} \\ 0101\ 1001\ 1100 \\ \hline 59D \end{array}$$

$r_2 = 0x0000059D$

Ans = 38D

10/5/17

Logical Instructions, flag update

Syntax: <Mnemonic> {<Condition>} {s} .  $R_d, R_N, N$

$N \rightarrow$  can be immediate data or a barrel shifted data

	Description	Operation
AND	logical bitwise AND of two 32-bit value	$R_d = R_N$ Bitwise AND $N$
ORR	logical bitwise OR of two 32-bit value	$R_d = R_N$ Bitwise OR $N$
EOR	logical bitwise XOR of two 32 bit values	$R_d = R_N$ Bitwise XOR $N$



BIC logical bit clear.  
(AND NOT)

$P_8 = R_n \text{ AND NOT } R_n$

Right to  
Left-Propagate

EX 1.

PRE:  $r_3 = 0x0000\ 0000$

$r_4 = 0x1020\ 3040$

$r_5 = 0x0307\ 0509$

ORR  $r_3, r_4, r_5$  //  $r_3 = r_4$  Bitwise  $r_5$ .  
AND  
OR

& flags are not updated.

$r_4$	0001	0000	0010	0000	0011	0000	0100	0000
$r_5$	0000	0011	0000	0111	0000	0101	0000	1001
	0001	0011	0010	0111	0011	0101	0100	1001
	1	3	2	7	3	5	4	9.

$\therefore r_3 = 0x1327\ 3549$ .

EX 2.

PRE:  $r_3 = 0x0000\ 0000$

$r_4 = 0x1020\ 3040$

$r_5 = 0x0307\ 0509$

ANDS  $r_3, r_4, r_5$  //  $r_3 = r_4$  Bitwise  $r_5$ .  
AND

updated.

$r_3 = 0x0000\ 0000$

$Z = 1, C = 0, V = 0, S = 0$

EX 3

PRE:  $r_3 = 0x0000\ 0000$

$r_4 = 0x1020\ 3040$

$r_5 = 0x0307\ 0509$

BIC  $r_3, r_4, r_5$  //  $r_3 = r_4$  AND [NOT  $r_5$ ]

notes4free.in





## Comparison Instructions

Syntax:  $\langle \text{Mnemonic} \rangle \{ \langle \text{Condition} \rangle \} \cdot R_n, N$

→ N: Immediate data or a Register or a Barrel shifted data  
 → By default flags are updated, S postfix not applicable // ~~MM~~

	Conclusion	Operation
CMP	$R_n - N$ Result not written but flags are updated	$R_n - N$
CMN (compare Negative)		$R_n + N$
TEQ	$R_n$ Bitwise Result not written but flags are updated.	$R_n$ Bitwise OR
TST		$R_n$ Bitwise AND

Ex

$$r_1 = 0x5$$

$$r_4 = 0x5$$

CMP  $r_1, r_4$  //  $r_1 - r_4$

$$0x5 - 0x5 \quad \underline{Z=1}$$

12/5/17

## Multiply Instructions

- multiply the contents of a pair of registers and accumulate the result in another register.
- The long multiply accumulate the result in a pair of registers representing a 64-bit value.
- The final result is placed in a destination register or a pair of registers.

1) Small multiply [32-bit product]

Syntax:  $\text{MUL} \{ \langle \text{Condition} \rangle \} \{ S \} R_d, R_n, R_s$

$\text{MLA} \{ \langle \text{Condition} \rangle \} \{ S \} R_d, R_n, R_s, R_n$





EX  $T_1 = 0x0000\ 0000$   
PRE:  $T_4 = 0x0000\ 0001$   
 $T_5 = 0x0000\ 0003$   
 $T_6 = 0x0000\ 0002$

UMULL  $T_1, T_4, T_5, T_6$ .  
           ↑      ↑          ↓          ↓  
           R<sub>DLO</sub> R<sub>DHI</sub> R<sub>M</sub>      R<sub>S</sub>

$$(R_{DHI}, R_{DLO}) = (R_M \times R_S)$$

$$(T_4, T_1) = (T_5 \times T_6)$$

POST:  $\therefore T_4 = 0x0000\ 0000$  } 64-bit product  
 $T_1 = 0x0000\ 0006$  }  
 $T_5 = 0x0000\ 0003$   
 $T_6 = 0x0000\ 0002$

## B BRANCH INSTRUCTION

It changes the flow of execution (or) used to call a subroutine.

→ sub routine is not called using call instruction in micro controller.

### Syntax

i) B {<cond>} Label

ii) BL {<cond>} Label

iii) BX {<cond>} R<sub>m</sub>

iv) BLX {<cond>} Label/R<sub>m</sub>

Mnemonic	Description	Operation
B	Branch	PC = Label
BL	Branch with link [used for subroutine call]	PC = Label Lr = address of the next instruction after BL

BX	Branch with Exchange	PC = Rm.
BLX	Branch Exchange with Link.	PC = Rm LR = address of the next ins <sup>n</sup> after BLX ie LR = PC PC = Rm/Label

Ex:- B SKIP ← Label  
 ADD r0, r2, r3  
 SUB r3, r0, #3  
 SKIP: ADC r4, r5, #1

} Forward jump [Branch]  
 skip 2 ins<sup>n</sup>

Ex BL DELAY ← subroutine name

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

DELAY \_\_\_\_\_ } Subroutine  
 \_\_\_\_\_ } instruction.  
 \_\_\_\_\_ }  
 MOV PC LR

12/5/17  
LOAD STORE Instruction.

LOAD :- Memory to processor register


STORE :- Processor register to Memory

We can move

Byte - 1 Byte (8-bits)

Halfword - 2 Bytes (16-bits)

Word - 4 Bytes (32-bits)





## LOAD operation:

Syntax     $LDR / LDRH / LDRB / LDRSB / LDRSH \cdot R_d, \text{addressing}$

$\downarrow$                      $\downarrow$                      $\downarrow$                      $\downarrow$                      $\downarrow$   
 word                    half word                    Byte                    signed Byte                    signed half word.


	Description	Operation
LDR	load word into a register	$R_d \leftarrow \text{mem } 32[\text{addr}]$
LDRH	load half word into a register	$R_d \leftarrow \text{mem } 16[\text{addr}]$
LDRB	load Byte into a register	$R_d \leftarrow \text{mem } 8[\text{addr}]$
LDRSB	load signed Byte into a register	$R_d \leftarrow \text{Sign Extended (mem } 8[\text{addr}])$
LDRSH	load signed half word into a register	$R_d \leftarrow \text{sign Extended (mem } 16[\text{addr}])$

### Example

PRE:-

$r_0 = 0x0000\ 0000$   
 $r_1 = 0x0fff\ eeee$   
 $LDR\ r_0, [r_1]$

POST:-



SOURCE DIGINOTES

## STORE operation

Syntax

$STR / STRH / STRB \cdot R_a, \text{addressing}$

Mnemonic	Description	Operation
STR	Store/save a word from register to specified in the instruction to memory	$Mem32[addr] \leftarrow R_n$
STR.H	store/save a Half word from register to specified to memory.	$Mem16[addr] \leftarrow R_n$
STR.B	Store/save a Byte from register specified to memory	$Mem8[addr] \leftarrow R_n$

Ex

PRE :-  $r_0 = 0x0000\ 0000$   
 $r_1 = 0x0fff\ eeee$   
 STR  $r_0, [r_1]$

POST :-  $[r_1] \leftarrow r_0$

$[0x0fff\ eeee] \leftarrow r_0$

$[0x0fff\ eeee] \leftarrow 0x0000\ 0000$


00	0x0fff eeee
00	0x0fff eeeF
00	0x0fff eeFD
00	0x0fff eeFI

### SWAP Instruction

It swaps the content of memory with the contents of a Register

syntax :-

SWP / SWPB  $R_d, R_m, [R_n]$





	Description.	Operation.
SWIP	SWAP a word between memory and a register.	$R_d \leftarrow \text{mem32}[R_n]$ $\text{mem32}[R_n] \leftarrow R_m$
SWIPB	SWAP a Byte between memory & a register	$R_d \leftarrow \text{mem8}[R_n]$ $\text{mem8}[R_n] \leftarrow R_m$

§ Assignment submission 16/5/17 8:30 AM.

1. Write the Data flow model of ARM processors & Explain.
2. Write the Register file of ARM based processors and Explain the purpose of each register.
3. Draw CSCR of ARM-based processors & Explain each bit purpose of each bit.
4. Assume the content of the registers before execution

PRE  $r_0 = 0x12403400$   
 $r_1 = 0x01123435$   
 $r_2 = 0x01125345$   
 $r_3 = 0x0001F3BC$   
 $r_4 = 0x000ABCD$

Show the contents of the registers after the execution of each of the following instructions.

- 1) MOV R0, R1, LSR, #3
- 2) ADD R3, R4, LSL #2
- 3) ADDS R3, R4, R2
- 4) ADC R4, R1, LSR #1
- 5) SUB R0, r1, r3 LSR #3
- 6) EOR r0, r1, LSL #1

11/11/17

## Software Interrupt Instructions.

It causes a Software Interrupt exception, which provides a mechanism for application to call on OS Subroutines

### Syntax

SWI {<cond>} Interrupt number

	description.	Operation
SWI	software interrupt	$vt\_SVC = \text{address of the instruction following SWI}$ $Spst\_SVC \neq CPSR$ $PC = Vectoris + 0x8$ $In = CPSR \text{ make } I=1$ (Disable IRQ Intery)
	SVC is the name of the register in a mode.	



## PROGRAM Status Register Instructions

It Transfers the contents of CPSR/SPSR to Register. Register to CPSR/SPSR.

There are two instructions -

MRS	CPSR/SPSR to Register	$Rd \leftarrow SPSR/CPSR$
MSR.	Register to CPSR/SPSR	$CPSR/SPSR \leftarrow Rd$

notes4free.in



Syntax :-

MRS {<Cond>} . Rd, CPSR/SPSR .

MSR {<Cond>} XPSR/SPSR, Rd .

### LOADING CONSTANTS

used to move a 32-bit constant value into a Register

Syntax :- LDR . Rd, = Constant .  
ADR Rd, Label .

LDR	Load constant numbers	Rd = 32-bit constant .
ADR	Load address	Rd = 32-bit relative address

Ex :- LDR . R1, = Num .  
ADR R3, [PC, = Next] .

CAMBRIDGE  
INSTITUTE OF TECHNOLOGY

(SOURCE DIGI NOTES)