# System Software

Semester	: VI	Course Code: 15CS63
Course Tit	le: System Software AND Compiler Design	
Faculty	: Niranjan Murthy C	
Dept	: Computer Science & engineering	

Prerequisites:	Basic concepts of microprocessors (10CS45)
Description	This <b>course</b> gives an introduction to the design and implementation of various types of system software. A central theme of the course is the relationship between machine architecture and system software. The design of an assembler or an operating system is greatly influenced by the architecture of the machine on which it runs. These influences are emphasized and demonstrated through the discussion of actual pieces of system softare fo a variety of real machines.

# Outcomes

# The students should be able to:

- 1. Student able to Define System Sotware such as Assembler and Macroprocessor.
- 2. Student able to Define System Sotware such as Loaders and Linkers
- 3. Student able to lexical analysis and syntax analysisFamiliaize with source file ,object and executable file structures and libraries
- 4. Describe the front and back end phases of compiler and their importance to students

# MODULE-1

- > Introduction to System Software,
- > Machine Architecture of SIC and SIC/XE.
- > Assemblers: Basic assembler functions, machine dependent assembler features,
- > machine independent assembler features, assembler design options.
- Macroprocessors: Basic macro processor functions, ->10 Hours

# MACHINE ARCHITECTURE

# System Software:

- System software consists of a variety of programs that support the operation of a computer.
- Application software focuses on an application or problem to be solved.
- System softwares are the machine dependent softwares that allows the user to focus on the application or problem to be solved, without bothering about the details of how the machine works internally.

Examples: Operating system, compiler, assembler, macroprocessor, loader or linker, debugger, text editor, database management systems, etc.

# Difference between System Software and application software

System Software	Application Software	
System software is machine dependent	Application software is not dependent on the underlying hardware.	
System software focus is on the computing system.	Application software provides solution to a problem	
Examples: Operating system, compiler, assembler	Examples: Antivirus, Microsoft office	

# <u>SIC – Simplified Instructional Computer</u>

Simplified Instructional Computer (SIC) is a hypothetical computer that includes thehardwarefeaturesmostoftenfound on real machines. There are two versions of SIC, theyare,standard model (SIC), and, extension version (SIC/XE) (extra equipment or extra expensive).standard model (SIC)standard model (SIC)

# SIC Machine Architecture:

We discuss here the SIC machine architecture with respect to its Memory andRegisters,Data Formats, Instruction Formats, Addressing Modes, Instruction Set, Input and Output.Compared to the set of the se

# Memory:

There are 215 bytes in the computer memory, that is 32,768 bytes. It uses Little Endian format to store the numbers, 3 consecutive bytes form a word, each location in memory contains 8-bit bytes.

# **Registers:**

There are five registers, each 24 bits in length. Their mnemonic, number and use are given in the following table.

Mnemonic	Number	Use
A	0	Accumulator; used for arithmetic operations
х	1	Index register; used for addressing
L	2	Linkage register; JSUB
РС	8	Program counter
SW	9	Status word, including CC

## Data Formats:

Integers are stored as 24-bit binary numbers. 2's complement representation is used for negative values, characters are stored using their 8-bit ASCII codes.No floating-point hardware on the standard version of SIC.

## **Instruction Formats:**

Opcode(8)	х	Address (15)
X is used to indicate indexed-addressing mode.		

All machine instructions on the standard version of SIC have the 24-bit format as shown above.

## Addressing Modes:

Only two modes are supported: Direct and Indexed

Mode	Indication	Target address calculation
Direct	x= 0	TA = address
Indexed	x= 1	TA = address + (x)

() are used to indicate the content of a register.

## Instruction Set

- Load and store registers (LDA, LDX, STA, STX)
- Integer arithmetic (ADD, SUB, MUL, DIV), all involve register A and a word in memory.
- Comparison (COMP), involve register A and a word in memory.
- Conditional jump (JLE, JEQ, JGT, etc.)
- Subroutine linkage (JSUB, RSUB)

## Input and Output

- One byte at a time to or from the rightmost 8 bits of register A.
- Each device has a unique 8-bit ID code.
- Test device (TD): test if a device is ready to send or receive a byte of data.
- Read data (RD): read a byte from the device to register A
- Write data (WD): write a byte from register A to the device.

## SIC/XE Machine Architecture:

## Memory

Maximum memory available on a SIC/XE system is 1 Megabyte (2 20 bytes).

# Registers

• Additional B, S, T, and F registers are provided by SIC/XE, in addition to the registers of SIC.

Mnemonic	Number	Special use
В	3	Base register
S	4	General working register
т	5	General working register
F	6	Floating-point accumulator (48 bits)

# Floating-point data type:

• There is a 48-bit floating-point data type, F\*2(e-1024)

# **Instruction Formats :**

The new set of instruction formats fro SIC/XE machine architecture are as follows.

Format 1 (1 byte): contains only operation code (straight from table).

**Format 2 (2 bytes):** first eight bits for operation code, next four for register 1 and following four for register 2. The numbers for the registers go according to the numbers indicated at the registers section (ie, register T is replaced by hex 5, F is replaced by hex 6).

**Format 3 (3 bytes):** First 6 bits contain operation code, next 6 bits contain flags, last 12 bits contain displacement for the address of the operand. Operation code uses only 6 bits, thus the second hex digit will be affected by the values of the first two flags (n and i). The flags, in order, are: n, i, x, b, p, and e. Its functionality is explained in the next section. The last flag e indicates the instruction format (0 for 3 and 1 for 4).

**Format 4 (4 bytes):** same as format 3 with an extra 2 hex digits (8 bits) for addresses that require more than 12 bits to be represented.

# Addressing Modes:

Five possible addressing modes plus the combinations are as follows.

**1.** Direct (x, b, and p all set to 0): operand address goes as it is. n and i are both set to the same value, either 0 or 1. While in general that value is 1, if set to 0 for format 3 we can assume that the rest of the flags (x, b, p, and e) are used as a part of the address of the operand, to make the format compatible to the SIC format.

**2. Relative (either b or p equal to 1 and the other one to 0):** the address of the operand should be added to the current value stored at the B register (if b = 1) or to the value stored at the PC register (if p = 1)

**3. Immediate(i = 1, n = 0):** The operand value is already enclosed on the instruction (ie. lies on the last 12/20 bits of the instruction)

**4.** Indirect(i = 0, n = 1): The operand value points to an address that holds the address for the operand value.

**5.** Indexed (x = 1): value to be added to the value stored at the register x to obtain real address of the operand. This can be combined with any of the previous modes except immediate.

The various flag bits used in the above formats have the following meanings

e - > e = 0 means format 3, e = 1 means format 4

Bits x,b,p : Used to calculate the target address using relative, direct, and indexed addressing Modes.

Bits i and n: Says, how to use the target address b and p - both set to 0, disp field from format 3 instruction is taken to be the target address.

For a format 4 bits b and p are normally set to 0, 20 bit address is the target address

x -x is set to 1, X register value is added for target address calculation

i=1, n=0 Immediate addressing, TA: TA is used as the operand value, no memory reference

i=0, n=1 Indirect addressing, ((TA)): The word at the TA is fetched. Value of TA is taken as the address of the operand value

i=0, n=0 or i=1, n=1 Simple addressing, (TA):TA is taken as the address of the operand value

Two new relative addressing modes are available for use with instructions assembled using format 3.

#### Instruction Set:

SIC/XE provides all of the instructions that are available on the standard version. In addition we have, Instructions to load and store the new registers LDB, STB, etc, Floating-point arithmetic operations, ADDF, SUBF, MULF, DIVF, Register move instruction : RMO, Register-to-register arithmetic operations, ADDR, SUBR, MULR, DIVR and, Supervisor call instruction : SVC.

#### Input and Output:

There are I/O channels that can be used to perform input and output while the CPU is executing other instructions. Allows overlap of computing and I/O, resulting in more efficient system operation. The instructions SIO, TIO, and HIO are used to start, test and halt the operation of I/O channels.

#### **Example programs SIC:**

#### Example 1: Simple data and character movement operation

	LDA	FIVE
	STA	ALPHA
	LDCH	CHARZ
	STCH	C1
ALPHA	RESW	1
FIVE	WORD	5
CHARZ	BYTE	C'Z'
C1	RESB	1

## Example 2: Arithmetic operations

LDA	ALPHA
ADD	INCR
SUB	ONE
STA	BETA

.......

ADY
ADY
., (01
/ICE
-
_
R

#### Example Programs (SIC/XE) Example 1: Simple data and character movement operation LDA #5 STA ALPHA LDA #90 ALPHA RESW 1 RESB 1 C1 **Example 2: Arithmetic operations** LDS INCR LDA ALPHA ADD S,A SUB #1 STA BETA ..... ..... 1 ALPHA RESW BETA RESW 1 INCR RESW 1 **Example 3: Looping and Indexing operation** LDT #11

	LDX	#0	;X = 0
MOVECH	LDCH	STR1, X	; LOAD A FROM STR1
	STCH	STR2, X	; STORE A TO STR2
	TIXR	Т	
	JLT	MOVECH	
•			
STR1	BYTE	C 'HELLO WORLD'	

11

# Assemblers - 1

STR2

# A Simple Two-Pass Assembler

# **Main Functions**


7

- Translate mnemonic operation codes to their machine language equivalents
- Assign machine addresses to symbolic labels used by the programmers
- Depend heavily on the source language it translates and the machine language it produces.
- E.g., the instruction format and addressing modes

RESB

# **Basic Functions of an Assembler**

5	COPY	START	1000	COPY FILE FROM IN
10	FIRST	STL	RETADR	SAVE RETURN ADDRES
15	CLOOP	JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LEN
25		COMP	ZERO	
30		JEO	ENDFIL	EXIT IF EOF FOUND
35		JSUB	WRREC	WRITE OUTPUT RECO
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FIL
50		STA	BUFFER	
55		LDA	THREE	SET LENGTH = 3
60		STA	LENGTH	
65		JSUB	WRREC	WRITE EOF
70		LDL	RETADR	GET RETURN ADDRES
75		RSUB		RETURN TO CALLER
80	EOF	BYTE	C'EDF'	
85	THREE	WORD	3	
110	e machine	gives the	n headed hoc	datement. The column
115	$\bigcirc$	SUBROUT	INE TO READ RI	ECORD INTO BUFFER
120	•			
125	RDREC	LDX	ZERO	CLEAR LOOP COUNT
130		LDA	ZERO	CLEAR A TO ZERO
135	RLOOP	TD	INPUT	TEST INPUT DEVIC
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER I
150		COMP	ZERO	TEST FOR END OF
155		JEQ	EXIT	EXIT LOOP IF EOR
160		STCH	BUFFER,X	STORE CHARACTER
165		TIX	MAXLEN	LOOP UNLESS MAX
170		JLT	RLOOP	HAS BEEN REACH
175	EXIT	STX	LENGTH	SAVE RECORD LENG
180		RSUB	$\frown$ $^{\prime}$	RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT D
TOD		LIODD	4096	
190	MAXLEN	WORD	4090	
	MAXLEN	WORD	4050	en ubuttent entroch, ne



- Repeats the above steps until encountering EOA
- Then writes EOF to the output device
- Then call RSUB to return to the caller
- \_

# RDREC and WRREC

- Data transfer
  - A record is a stream of bytes with a null character (0016) at the end.
  - If a record is longer than 4096 bytes, only the first 4096 bytes are copied.
  - EOF is indicated by a zero-length record. (I.e., a byte stream with only a null character.
  - Because the speed of the input and output devices may be different, a buffer is used to temporarily store the record
- Subroutine call and return
  - On line 10, "STL RETADDR" is called to save the return address that is already stored in register L.
  - Otherwise, after calling RD or WR, this COPY cannot return back to its caller.

# Assembler Directives

- Assembler directives are pseudo instructions
  - They will not be translated into machine instructions.
  - They only provide instruction/direction/information to the assembler.
- Basic assembler directives :
  - $\circ$   $\;$  START : Specify name and starting address for the program
  - END : Indicate the end of the source program, and (optionally) the first executable instruction in the program. Assembler Directives (cont'd)
  - BYTE : Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant.

- WORD : Generate one-word integer constant
- RESB : Reserve the indicated number of bytes for a data area
- RESW : Reserve the indicated number of words for a data area

## An Assembler's Job

- Convert mnemonic operation codes to their machine language codes
- Convert symbolic (e.g., jump labels, variable names) operands to their machine addresses
- Use proper addressing modes and formats to build efficient machine instructions
- Translate data constants into internal machine representations
- Output the object program and provide other information (e.g., for linker and loader)

## **Object Program Format**

• Header

Col. 1 H

Col. 2~7 Program name

Col. 8~13 Starting address of object program (hex)

Col. 14-19 Length of object program in bytes (hex)

• Text

Col.1 T

Col.2~7 Starting address for object code in this record (hex)

Col. 8~9 Length of object code in this record in bytes (hex)

Col. 10~69 Object code, represented in hexa (2 col. per byte)

• End

Col.1 E

Col.2~7 Address of first executable instruction in object program (hex)

# The Object Code for COPY

H COPY 001000 00107A

T 001000 1E 141033 482039 001036 281030 301015 482061 3C1003

## 00102A 0C1039 00102D

T 00101E 15 0C1036 482061 081044 4C0000 454F46 000003 000000

T 002039 1E 041030 001030 E0205D 30203F D8205D 281030 302057

549039 2C205E 38203F

T 002057 1C 101036 4C0000 F1 001000 041030 E02079 302064 509039

DC2079 2C1036

## T 002073 07 382064 4C0000 05


## E 001000

**NOTE:** There is no object code corresponding to addresses 1033-2038. This storage is simply reserved by the loader for use by the program during execution.

## Two Pass Assembler

- Pass 1
  - Assign addresses to all statements in the program
  - Save the values (addresses) assigned to all labels (including label and variable names) for use in Pass 2 (deal with forward references)
  - Perform some processing of assembler directives (e.g., BYTE, RESW, these can affect address assignment)
- Pass 2
  - Assemble instructions (generate opcode and look up addresses)
  - Generate data values defined by BYTE, WORD
  - Perform processing of assembler directives not done in Pass 1
  - Write the object program and the assembly listing

## A Simple Two Pass Assembler Implementation



## **Algorithms and Data Structures**

# **Three Main Data Structures**

- Operation Code Table (OPTAB)
- Location Counter (LOCCTR)
- Symbol Table (SYMTAB)

## **OPTAB** (operation code table)

- Content
  - The mapping between mnemonic and machine code. Also include the instruction format, available addressing modes, and length information.
- Characteristic
  - Static table. The content will never change.
- Implementation

- Array or hash table. Because the content will never change, we can optimize its search speed.
- In pass 1, OPTAB is used to look up and validate mnemonics in the source program.
- In pass 2, OPTAB is used to translate mnemonics to machine instructions.

## Location Counter (LOCCTR)

- This variable can help in the assignment of addresses.
- It is initialized to the beginning address specified in the START statement.
- After each source statement is processed, the length of the assembled instruction and data area
- to be generated is added to LOCCTR.
- Thus, when we reach a label in the source program, the current value of LOCCTR gives the address to be associated with that label.

## Symbol Table (SYMTAB)

- Content
  - Include the label name and value (address) for each label in the source program.
  - Include type and length information (e.g., int64)
  - With flag to indicate errors (e.g., a symbol defined in two places)
- Characteristic
  - Dynamic table (I.e., symbols may be inserted, deleted, or searched in the table)
- Implementation

– Hash table can be used to speed up search – Because variable names may be very similar (e.g., LOOP1, LOOP2), the selected hash function must perform well with such non-random keys.

## The Pseudo Code for Pass 1

## Begin

read first input line

if OPCODE = 'START' then begin

save #[Operand] as starting addr

initialize LOCCTR to starting address

write line to intermediate file

read next line

```
end( if START)
```

else

initialize LOCCTR to 0

```
While OPCODE != 'END' do
```

begin

if this is not a comment line then

begin if there is a symbol in the LABEL field then begin search SYMTAB for LABEL if found then set error flag (duplicate symbol) else (if symbol) search OPTAB for OPCODE if found then add 3 (instr length) to LOCCTR else if OPCODE = 'WORD' then add 3 to LOCCTR else if OPCODE = 'RESW' then add 3 \* #[OPERAND] to LOCCTR else if OPCODE = 'RESB' then add #[OPERAND] to LOCCTR else if OPCODE = 'BYTE' then begin find length of constant in bytes add length to LOCCTR end else set error flag (invalid operation code) end (if not a comment) write line to intermediate file read next input line end { while not END} write last line to intermediate file Save (LOCCTR – starting address) as program length

End {pass 1}

# The Pseudo Code for Pass 2

Begin

read 1st input line

if OPCODE = 'START' then

begin

write listing line

read next input line

end

write Header record to object program

initialize 1st Text record

while OPCODE != 'END' do

begin

if this is not comment line then

begin

search OPTAB for OPCODE

if found then

begin

if there is a symbol in OPERAND field then

begin

search SYMTAB for OPERAND field then

if found then

begin

store symbol value as operand address

else

begin

store 0 as operand address

set error flag (undefined symbol)

end

end (if symbol)

else store 0 as operand address

assemble the object code instruction

else if OPCODE = 'BYTE' or 'WORD" then

convert constant to object code

if object code doesn't fit into current Text record then

begin

Write text record to object code

initialize new Text record

end

add object code to Text record

end {if not comment}

write listing line

read next input line

end

write listing line

read next input line

write last listing line

End {Pass 2}

# **Machine dependent Assembler Features**

## **Assembler Features**

- Machine Dependent Assembler Features
  - Instruction formats and addressing modes (SIC/XE)
  - Program relocation
- Machine Independent Assembler Features
  - Literals
  - Symbol-defining statements
  - Expressions

- Program blocks
- Control sections and program linking

# A SIC/XE Program

5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
12		LDB	#LENGTH	ESTABLISH BASE REGISTER
13	0.0000000000000000000000000000000000000	BASE	LENGTH	va hur unischsender für 1777 honsen
15	CLOOP	+JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = $0$ )
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		+JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		+JSUB	WRREC	WRITE EOF
70		J	<b>@RETADR</b>	RETURN TO CALLER
80	EOF	BYTE	C'EOF'	
95	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
105		DEGD	4096	
105	BUFFER	RESB	4090	4096-BYTE BUFFER AREA
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
	BUFFER	Préglister	to-register insi	4096-BYTE BUFFER AREA
110	BUFFER	Préglister	to-register insi	ructions such as SLEAR (line 12)
110	RDREC	Préglister	to-register insi	ructions such as SLEAR (line 12)
110 115 120		SUBROU	TINE TO READ RI	ECORD INTO BUFFER
110 115 120 125		SUBROU	TINE TO READ RI	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO
110 115 120 125 130		SUBROU CLEAR CLEAR	TINE TO READ RI X A	ECORD INTO BUFFER CLEAR LOOP COUNTER
110 115 120 125 130 132 133		SUBROU CLEAR CLEAR CLEAR	TINE TO READ RI X A S	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO
110 115 120 125 130 132	RDREC	SUBROU CLEAR CLEAR CLEAR +LDT TD	TINE TO READ RI X A S #4096 INPUT	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO
110 115 120 125 130 132 133 135 140	RDREC	SUBROU CLEAR CLEAR CLEAR +LDT TD JEQ	TINE TO READ RI X A S #4096 INPUT RLOOP	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY
110 115 120 125 130 132 133 135 140 145	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A
110 115 120 125 130 132 133 135 140 145 150	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00')
110 115 120 125 130 132 133 135 140 145 150 155	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S EXIT	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A
110 115 120 125 130 132 133 135 140 145 150 155 160	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ STCH	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00') EXIT LOOP IF EOR
110 115 120 125 130 132 133 135 140 145 150 155 160 165	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ STCH TIXR	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S EXIT BUFFER,X T	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00') EXIT LOOP IF EOR STORE CHARACTER IN BUFFER LOOP UNLESS MAX LENGTH
110 115 120 125 130 132 133 135 140 145 150 155 160 165 170	RDREC RLOOP	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ STCH TIXR JLT	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S EXIT BUFFER,X T RLOOP	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00') EXIT LOOP IF EOR STORE CHARACTER IN BUFFER LOOP UNLESS MAX LENGTH HAS BEEN REACHED
110 115 120 125 130 132 133 135 140 145 150 155 160 165 170 175	RDREC	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ STCH TIXR JLT STX	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S EXIT BUFFER,X T	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00') EXIT LOOP IF EOR STORE CHARACTER IN BUFFER LOOP UNLESS MAX LENGTH HAS BEEN REACHED SAVE RECORD LENGTH
110 115 120 125 130 132 133 135 140 145 150 155 160 165 170	RDREC RLOOP	SUBROU CLEAR CLEAR +LDT TD JEQ RD COMPR JEQ STCH TIXR JLT	TINE TO READ RI X A S #4096 INPUT RLOOP INPUT A,S EXIT BUFFER,X T RLOOP	ECORD INTO BUFFER CLEAR LOOP COUNTER CLEAR A TO ZERO CLEAR S TO ZERO TEST INPUT DEVICE LOOP UNTIL READY READ CHARACTER INTO REGISTER A TEST FOR END OF RECORD (X'00') EXIT LOOP IF EOR STORE CHARACTER IN BUFFER LOOP UNLESS MAX LENGTH HAS BEEN REACHED

200	6.00 01:00	CUIRDOUT		ECORD FROM BUFFER
	101 • 100 110 11	SUBROUT	THE TO WRITE R	ECOND FROM BOFFER
205	· · · ·			
210	WRREC	CLEAR	Х	CLEAR LOOP COUNTER
212		LDT	LENGTH	
215	WLOOP	TD	OUTPUT	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	OUTPUT	WRITE CHARACTER
235		TIXR	Т	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
250	OUTPUT	BYTE	X'05'	CODE FOR OUTPUT DEVICE
255		END	FIRST	

# SIC/XE Instruction Formats and Addressing Modes

- PC-relative or Base-relative (BASE directive needs to be used) addressing: op m
- Indirect addressing: op @m
- Immediate addressing: op #c
- Extended format (4 bytes): +op m
- Index addressing: op m,X
- Register-to-register instructions

# **Relative Addressing Modes**

- PC-relative or base-relative addressing mode is preferred over direct addressing mode.
  - Can save one byte from using format 3 rather than format 4.
    - Reduce program storage space
    - Reduce program instruction fetch time
  - Relocation will be easier.

# The Differences Between the SIC and SIC/XE Programs

- Register-to-register instructions are used whenever possible to improve execution speed.
  - Fetch a value stored in a register is much faster than fetch it from the memory.
- Immediate addressing mode is used whenever possible.
  - Operand is already included in the fetched instruction. There is no need to fetch the operand from the memory.
- Indirect addressing mode is used whenever possible.

– Just one instruction rather than two is enough.

# The Object Code

Line	Loc	Sou	rce staten	nent	Object code
5	0000	COPY	START	0	
10	0000	FIRST	STL	RETADR	17202D
12	0003		LDB	#LENGTH	69202D
13			BASE	LENGTH	
15	0006	CLOOP	+JSUB	RDREC	4B101036
20	A000		LDA	LENGTH	032026
25	000D		COMP	#0	290000
30	0010		JEQ	ENDFIL	332007
35	0013		+JSUB	WRREC	4B10105D
40	0017		J	CLOOP	3F2FEC
45	001A	ENDFIL	LDA	EOF	032010
50	001D		STA	BUFFER	0F2016
55	0020		LDA	#3	010003
60	0023		STA	LENGTH	0F200D
65	0026		+JSUB	WRREC	4B10105D
70	002A		J	<b>@RETADR</b>	3E2003
80	002D	EOF	BYTE	C'EOF'	454F46
95	0030	RETADR	RESW	1	
100	0033	LENGTH	RESW	1	
105	0036	BUFFER	RESB	4096	
110		D.a. Som			
115		Coringan mark	SUBROUT	FINE TO READ RECORD	) INTO BUFFER
120		•			
125	1036	RDREC	CLEAR	X	B410
130	1038		CLEAR	A	B400
132	103A		CLEAR	S	B440
133	103C		+LDT	#4096	75101000
135	1040	RLOOP	TD	INPUT	E32019
140	1043		JEQ	RLOOP	332FFA
145	1046		RD	INPUT	DB2013
150	1049 104P		COMPR	A,S	A004
155	104B		JEQ	EXIT	332008
160	104E		STCH	BUFFER,X	57C003
165	1051		TIXR	T	B850
170	1053	EVIO	JLT	RLOOP	3B2FEA
175	1056	EXIT	STX	LENGTH	134000
180 185	1059 1050	TNIDI	RSUB	X/D1/	4F0000
105	105C	INPUT	BYTE	X'F1'	F1


195		Singupo Ana			
200 205		e od te ga	SUBROUTI	NE TO WRITE RECOR	D FROM BUFFER
210	105D	WRREC	CLEAR	Х	B410
212	105F		LDT	LENGTH	774000
215	1062	WLOOP	TD	OUTPUT	E32011
220	1065		JEQ	WLOOP	332FFA
225	1068		LDCH	BUFFER,X	53C003
230	106B		WD	OUTPUT	DF2008
235	106E		TIXR	Т	B850
240	1070		JLT	WLOOP	3B2FEF
245	1073		RSUB		4F0000
250	1076	OUTPUT	BYTE	X'05'	05
255			END	FIRST	

# **Generate Relocatable Programs**

- Let the assembled program starts at address 0 so that later it can be easily moved to any place in the physical memory.
  - Actually, as we have learned from virtual memory, now every process (executed program) has a separate address space starting from 0.
- Assembling register-to-register instructions presents no problems. (e.g., line 125 and 150)
  - Register mnemonic names need to be converted to their corresponding register numbers.
  - This can be easily done by looking up a name table.

# PC or Base-Relative Modes

- Format 3: 12-bit displacement field (in total 3 bytes)
  - Base-relative: 0~4095
  - PC-relative: -2048~2047
- Format 4: 20-bit address field (in total 4 bytes)
- The displacement needs to be calculated so that when the displacement is added to PC (which points to the following instruction after the current instruction is fetched) or the base register (B), the resulting value is the target address.
- If the displacement cannot fit into 12 bits, format 4 then needs to be used. (E.g., line 15 and 125)
  - Bit e needs to be set to indicate format 4.
  - A programmer must specify the use of format 4 by putting a + before the instruction. Otherwise, it will be treated as an error.




# Base-Relative v.s. PC-Relative

• The difference between PC and base relative addressing modes is that the assembler knows the value of PC when it tries to use PC-relative mode to assembles an

instruction. However, when trying to use base-relative mode to assemble an instruction, the assembler does not know the value of the base register.

- Therefore, the programmer must tell the assembler the value of register B.
- This is done through the use of the BASE directive. (line 13)
- Also, the programmer must load the appropriate value into register B by himself.
- Another BASE directive can appear later, this will tell the assembler to change its notion of the current value of B.
- NOBASE can also be used to tell the assembler that no more base-relative addressing mode should be used.





-	 	 	 
1 1			
1 1			
1 1	1		
1 1	1		




# Relocatable Is Desired

- The program in Fig. 2.1 specifies that it must be loaded at address 1000 for correct execution. This restriction is too inflexible for the loader.
- If the program is loaded at a different address, say 2000, its memory references will access wrong data! For example:
  - 55 101B LDA THREE 00102D
- Thus, we want to make programs relocatable so that they can be loaded and execute correctly at any place in the memory.

# **Address Modification Is Required**

If we can use a hardware relocation register (MMU), software relocation can be avoided here. However, when linking multiple object Programs together, software relocation is still needed.



# What Instructions Needs to be Modified?

- Only those instructions that use absolute (direct) addresses to reference symbols.
- The following need not be modified:
  - Immediate addressing (no memory references)
  - PC or Base-relative addressing (Relocatable is one advantage of relative addressing, among others.)
  - Register-to-register instructions (no memory references)

# The Modification Record

- When the assembler generate an address for a symbol, the address to be inserted into the instruction is relative to the start of the program.
- The assembler also produces a modification record, in which the address and length of the need-to-be-modified address field are stored.
- The loader, when seeing the record, will then add the beginning address of the loaded program to the address field stored in the record.

# Modification record:

Col. 1 M

Col. 2–7

Starting location of the address field to b ative to the beginning of the program (he

Col. 8–9

The Relocatable Object Code

Length of the address field to be mod bytes (hexadecimal)

```
HCOPY 000000001077

T0000001D17202D69202D4B1010360320262900003320074B10105D3F2FEC032010

T00001D130F20160100030F200D4B10105D3E2003454F46

T0010361DB410B400B44075101000E32019332FFADB2013A00433200857C003B850

T0010531D3B2FEA1340004F0000F1B410774000E32011332FFA53C003DF2008B850

T001070073B2FEF4F000005

M00000705

M00000705

M00001405

M00002705

E000000
```

# MODULE-2

- > Loaders and Linkers: Basic Loader Functions,
- Machine Dependent Loader
- > Features, Machine Independent Loader Features,
- Loader Design Options,
- Implementation Examples.

# **Machine Independent Assembler Features**

These are the features which do not depend on the architecture of the machine. These are:

- Literals
- Expressions
- Program blocks
- Control sections

# Literals

A literal is defined with a prefix = followed by a specification of the literal value.

Example:

```
45 001A ENDFIL LDA =C"EOF" 032010
```

-

-

```
93 002D * LTORG =C"EOF" 454F46
```

The example above shows a 3-byte operand whose value is a character string EOF. The object code for the instruction is also mentioned. It shows the relative displacement value of the location where this value is stored. In the example the value is at location (002D) and hence the displacement value is (010).

As another example the given statement below shows a 1-byte literal with the hexadecimal value '05'.

# 215 1062 WLOOP TD =X"05" E32011

It is important to understand the difference between a constant defined as a literal and a constant defined as an immediate operand. In case of literals the assembler generates the specified value as a constant at some other memory location. In immediate mode the operand value is assembled as part of the instruction itself. Example

# 55 0020 LDA #03 010003

All the literal operands used in a program are gathered together into one or more literal pools. This is usually placed at the end of the program. The assembly listing of a program containing literals usually includes a listing of this literal pool, which shows the assigned addresses and the generated data values. In some cases it is placed at some other location in the object program. An assembler directive LTORG is used. Whenever the LTORG is encountered, it creates a literal pool that contains

all the literal operands used since the beginning of the program. The literal pool definition is done after LTORG is encountered. It is better to place the literals close to the instructions.

A literal table is created for the literals which are used in the program. The literal table contains the literal name, operand value and length. The literal table is usually created as a hash table on the literal name.

## Implementation of Literals:

## During Pass-1:

The literal encountered is searched in the literal table. If the literal already exists, no action is taken; if it is not present, the literal is added to the LITTAB and for the address value, it waits till it encounters LTORG for literal definition. When Pass 1 encounters a LTORG statement or the end of the program, the assembler makes a scan of the literal table. At this time each literal currently in the table is assigned an address. As addresses are assigned, the location counter is updated to reflect the number of bytes occupied by each literal.

## During Pass-2:

The assembler searches the LITTAB for each literal encountered in the instruction and replaces it with its equivalent value as if these values are generated by BYTE or WORD. If a literal represents an address in the program, the assembler must generate a modification relocation for, if it all it gets affected due to relocation. The following figure shows the difference between the SYMTAB and LITTAB.

SY	M	TΑ	В
<u> </u>			-

COPY         0           FIRST         0           CLOOP         6           ENDFIL         1A           RETADR         30           LENGTH         33           BUFFER         36           BUFFEND         1036           MAXLEN         1000           RDREC         1036           RLOOP         1040           EXIT         1056           INPUT         105C           WREC         105D           WLOOP         1062	Name	value
CLOOP 6 ENDFIL 1A RETADR 30 LENGTH 33 BUFFER 36 BUFEND 1036 MAXLEN 1000 RDREC 1036 RLOOP 1040 EXIT 1056 INPUT 105C WREC 105D	CODZ	0
ENDFIL 1A RETADR 30 LENGTH 33 BUFFER 36 BUFEND 1036 MAXLEN 1000 RDREC 1036 RLOOP 1040 EXIT 1056 INPUT 105C WREC 105D	FIRST	0
RETADR         30           LENGTH         33           BUFFER         36           BUFEND         1036           MAXLEN         1000           RDREC         1036           RLOOP         1040           EXIT         1056           INPUT         105C           WREC         105D	CLOOP	6
LENGTH 33 BUFFER 36 BUFEND 1036 MAXLEN 1000 RDREC 1036 RLOOP 1040 EXIT 1056 INPUT 105C WREC 105D	ENDFIL	1A
BUFFER         36           BUFEND         1036           MAXLEN         1000           RDREC         1036           RLOOP         1040           EXIT         1056           INPUT         105C           WREC         105D	RETADR	30
BUFEND         1036           MAXLEN         1000           RDREC         1036           RLOOP         1040           EXIT         1056           INPUT         105C           WREC         105D	LENGTH	33
MAXLEN 1000 RDREC 1036 RLOOP 1040 EXIT 1056 INPUT 105C WREC 105D	BUFFER	36
RDREC         1036           RLOOP         1040           EXIT         1056           INPUT         105C           WREC         105D	BUFEND	1036
RLOOP 1040 EXIT 1056 INPUT 105C WREC 105D	MAXLEN	1000
EXIT 1056 INPUT 105C WREC 105D	RDREC	1036
INPUT 105C WREC 105D	RLOOP	1040
WREC 105D	EXIT	1056
	INPUT	105C
WLOOP 1062	WREC	105D
	WLOOP	1062

Value

## LITTAB

Literal	Hex Value	Length	Address
C'EOF'	454F46	3	002D
X'05'	05	1	1076

# Symbol-Defining Statements:

## **EQU Statement:**

Most assemblers provide an assembler directive that allows the programmer to define symbols and specify their values. The directive used for this EQU (Equate). The general form of the statement is

Symbol EQU value

This statement defines the given symbol (i.e., entering in the SYMTAB) and assigning to it the value specified. The value can be a constant or an expression involving constants and any

othersymbol which is already defined. One common usage is to define symbolic names that can be used to improve readability in place of numeric values.

For example

+LDT #4096

This loads the register T with immediate value 4096, this does not clearly show what exactly this value indicates. If a statement is included as:

MAXLEN EQU 4096

and then

+LDT #MAXLEN

Then it clearly indicates that the value of MAXLEN is some maximum length value. When the assembler encounters EQU statement, it enters the symbol MAXLEN along with its value in the symbol table. During LDT the assembler searches the SYMTAB for its entry and its equivalent value as the operand in the instruction. The object code generated is the same for both the options discussed, but is easier to understand. If the maximum length is changed from 4096 to 1024, it is difficult to change if it is mentioned as an immediate value wherever required in the instructions. We have to scan the whole program and make changes wherever 4096 is used. If we mention this value in the instruction through the symbol defined by EQU, we may not have to search the whole program but change only the value of MAXLENGTH in the EQU statement (only once).

## **ORG Statement:**

This directive can be used to indirectly assign values to the symbols. The directive is usually called ORG (for origin). Its general format is:

ORG value

where value is a constant or an expression involving constants and previously defined symbols.

When this statement is encountered during assembly of a program, the assembler resets its location counter (LOCCTR) to the specified value. Since the values of symbols used as labels are taken from LOCCTR, the ORG statement will affect the values of all labels defined until the next ORG is encountered. ORG is used to control assignment storage in the object program. Sometimes altering the values may result in incorrect assembly.

ORG can be useful in label definition. Suppose we need to define a symbol table with the following structure:

SYMBOL	6 Bytes
VALUE	3 Bytes
FLAG	2 Bytes

The table looks like the one given below.

aiged offi	SYMBOL	VALUE	FLAGS
STAB	al 0239 point	bel on the to l	de The b
(100 entries)	ac on a con 7	ne mit 6x C	
n CSV stan	en elle Lebel <u>ell'II</u>	anantha ma	e en en como
	mal se que The n	antiAtta sa	e la base e de c
L	:	:	:

The symbol field contains a 6-byte user-defined symbol; VALUE is a one-word representation of the value assigned to the symbol; FLAG is a 2-byte field specifies symbol type and other information. The space for the table can be reserved by the statement:

STAB RESB 1100

If we want to refer to the entries of the table using indexed addressing, place the offset value of the desired entry from the beginning of the table in the index register. To refer to the fields SYMBOL, VALUE, and FLAGS individually, we need to assign the values first as shown below:

SYMBOL	EQU	STAB
VALUE	EQU	STAB+6
FLAGS	EQU	STAB+9

To retrieve the VALUE field from the table indicated by register X, we can write a statement:

LDA VALUE, X

The same thing can also be done using ORG statement in the following way:

STAB	RESB	1100
	ORG	STAB
SYMBOL	RESB	6
VALUE	RESW	1
FLAG	RESB	2
	ORG	STAB+1100

The first statement allocates 1100 bytes of memory assigned to label STAB. In the second statement the ORG statement initializes the location counter to the value of STAB. Now the LOCCTR points to STAB. The next three lines assign appropriate memory storage to each of SYMBOL, VALUE and FLAG symbols. The last ORG statement reinitializes the LOCCTR to a new value after skipping the required number of memory for the table STAB (i.e., STAB+1100).

While using ORG, the symbol occurring in the statement should be predefined as is required in EQU statement. For example for the sequence of statements below:

ORG ALPHA

BYTE1	RESB	1
BYTE2	RESB	1
BYTE3	RESB	1
	ORG	
ALPHA	RESB	1

The sequence could not be processed as the symbol used to assign the new location counter value is not defined. In first pass, as the assembler would not know what value to assign to ALPHA, the other symbol in the next lines also could not be defined in the symbol table. This is a kind of problem of the forward reference.

# **EXPRESSIONS:**

Assemblers also allow use of expressions in place of operands in the instruction. Each such expression must be evaluated to generate a single operand value or address. Assemblers generally arithmetic expressions formed according to the normal rules using arithmetic operators +, - \*, /. Division is usually defined to produce an integer result. Individual terms may be constants, user-defined symbols, or special terms. The only special term used is \* ( the current value of location counter) which indicates the value of the next unassigned memory location. Thus the statement

BUFFEND EQU \*

Assigns a value to BUFFEND, which is the address of the next byte following the buffer area. Some values in the object program are relative to the beginning of the program and some are absolute (independent of the program location, like constants). Hence, expressions are classified as either absolute expression or relative expressions depending on the type of value they produce.

## **Absolute Expressions:**

The expression that uses only absolute terms is absolute expression. Absolute expression may contain relative term provided the relative terms occur in pairs with opposite signs for each pair. Example:

## MAXLEN EQU BUFEND-BUFFER

In the above instruction the difference in the expression gives a value that does not depend on the location of the program and hence gives an absolute immaterial o the relocation of the program. The expression can have only absolute terms. Example:

MAXLEN EQU 1000

**Relative Expressions:** All the relative terms except one can be paired as described in "absolute". The remaining unpaired relative term must have a positive sign. Example:

STAB EQU OPTAB + (BUFEND – BUFFER)

Handling the type of expressions: to find the type of expression, we must keep track the type of symbols used. This can be achieved by defining the type in the symbol table against each of the symbol as shown in the table below:

Symbol	Туре	Value
RETADR	R	0030
BUFFER	R	0036
BUFEND	R	1036
MAXLEN	А	1000

## **Program Blocks:**

Program blocks allow the generated machine instructions and data to appear in the object program in a different order by Separating blocks for storing code, data, stack, and larger data block.


Assembler Directive USE:

USE [blockname]

At the beginning, statements are assumed to be part of the unnamed (default) block. If no USE statements are included, the entire program belongs to this single block. Each program block may actually contain several separate segments of the source program. Assemblers rearrange these segments to gather together the pieces of each block and assign address. Separate the program into blocks in a particular order. Large buffer area is moved to the end of the object program. Program readability is better if data areas are placed in the source program close to the statements that reference them.

In the example below three blocks are used :

- Default: executable instructions
- CDATA: all data areas that are less in length
- CBLKS: all data areas that consists of larger blocks of memory



	(default)	block	Block number			
1	0000	0	COPY	START	0	
	0000	0	FIRST	STL	RETADR	172063
	0003	0	CLOOP	JSUB	RDREC	4B2021
	0006	0		LDA	LENGTH	032060
	0009	0		COMP	#0	290000
	000C	0		JEQ	ENDFIL	332006
J	000F	0		JSUB	WRREC	4B203B
	0012	0		J	CLOOP	3F2FEE
	0015	0	ENDFIL	LDA	=C'EOF'	032055
	0018	0		STA	BUFFER	0F2056
	001B	0		LDA	#3	010003
	001E	0		STA	LENGTH	0F2048
	0021	0		JSUB	WRREC	4B2029
1	0024	0		J	@RETADR	3E203F
ſ	0000	1		USE	CDATA - CDAT	A block
1	0000	1	RETADR	RESW	1	
L	0003	1	LENGTH	RESW	1	
ſ	0000	2		USE	CBLKS CBLK	S block
J	0000	2	BUFFER	RESB	4096	
	1000	2	BUFEND	EQU	*	
U	1000		MAXLEN	EQU	BUFEND-BUFFER	

				_	(default) blo	ock
	0027	0	RDREC	USE		
	0027	0		CLEAR	Х	B410
	0029	0		CLEAR	A	B400
	002B	0		CLEAR	S	B440
	002D	0		+LDT	#MAXLEN	75101000
	0031	0	RLOOP	TD	INPUT	E32038
	0034	0		JEQ	RLOOP	332FFA
- 1	0037	0		RD	INPUT	DB2032
	003A	0		COMPR	A,S	A004
	003C	0		JEQ	EXIT	332008
	003F	0		STCH	BUFFER,X	57A02F
	0042	0		TIXR	Т	B850
	0044	0		JLT	RLOOP	3B2FEA
	0047	0	EXIT	STX	LENGTH	13201F
	004A	0		RSUB		4F0000
-	0006	1		USE	CDATA ┥	CDATA block
	0006	1	INPUT	BYTE	X'F1'	F1

				(default) blo	ock
( 004D	0		USE		
004D	0	WRREC	CLEAR	Х	B410
004F	0		LDT	LENGTH	772017
0052	0	WLOOP	TD	=X'05'	E3201B
0055	0		JEQ	WLOOP	332FFA
0058	0		LDCH	BUFFER,X	53A016
005B	0		WD	=X'05'	DF2012
005E	0		TIXR	Т	B850
0060	0		JLT	WLOOP	3B2FEF
0063	0		RSUB		4F0000
0007	1		USE LTORG	CDATA ┥ 🗕	CDATA block
0007	1	*	=C'EOF		454F46
000A	1	*	=X'05'		05
			END	FIRST	

## Arranging code into program blocks:

## Pass 1

A separate location counter for each program block is maintained.

Save and restore LOCCTR when switching between blocks.

At the beginning of a block, LOCCTR is set to 0.

Assign each label an address relative to the start of the block.

Store the block name or number in the SYMTAB along with the assigned relative address of the label

Indicate the block length as the latest value of LOCCTR for each block at the end of Pass1

Assign to each block a starting address in the object program by concatenating the program blocks in a particular order

## Pass 2

Calculate the address for each symbol relative to the start of the object program by adding The location of the symbol relative to the start of its block

The starting address of this block

## Control Sections:

A control section is a part of the program that maintains its identity after assembly; each control section can be loaded and relocated independently of the others. Different control sections are most often used for subroutines or other logical subdivisions. The programmer can assemble, load, and manipulate each of these control sections separately.

Because of this, there should be some means for linking control sections together. For example, instructions in one control section may refer to the data or instructions of other control sections. Since control sections are independently loaded and relocated, the assembler is unable to process these references in the usual way. Such references between different control sections are called external references.

The assembler generates the information about each of the external references that will allow the loader to perform the required linking. When a program is written using multiple control sections, the beginning of each of the control section is indicated by an assembler directive assembler directive: CSECT

The syntax :

## secname CSECT

# separate location counter for each control section

Control sections differ from program blocks in that they are handled separately by the assembler. Symbols that are defined in one control section may not be used directly another control section; they must be identified as external reference for the loader to handle. The external references are indicated by two assembler directives:

EXTDEF (external Definition):

It is the statement in a control section, names symbols that are defined in this section but may be used by other control sections. Control section names do not need to be named in the EXTREF as they are automatically considered as external symbols.

## EXTREF (external Reference):

It names symbols that are used in this section but are defined in some other control section.

The order in which these symbols are listed is not significant. The assembler must include proper information about the external references in the object program that will cause the loader to insert the proper value where they are required.

In	plicitly def	ined as an external symbol	
COPY	START4	0	COPY FILE FROM INPUT TO OUTPUT
	EXTDEF	BUFFER, BUFEND, LENGTH	
	EXTREF	RDREC,WRREC	
FIRST	STL	RETADR	SAVE RETURN ADDRESS
CLOOP	+JSUB	RDREC	READ INPUT RECORD
	LDA	LENGTH	TEST FOR EOF (LENGTH=0)
	COMP	#0	
	JEQ	ENDFIL	EXIT IF EOF FOUND
	+JSUB	WRREC	WRITE OUTPUT RECORD
	J	CLOOP	LOOP
ENDFIL	LDA	=C'EOF'	INSERT END OF FILE MARKER
	STA	BUFFER	
	LDA	#3	SET LENGTH = 3
	STA	LENGTH	
	+JSUB	WRREC	WRITE EOF
	J	@RETADR	RETURN TO CALLER
RETADR	RESW	1	
LENGTH	RESW	1	LENGTH OF RECORD
	LTORG		
BUFFER	RESB	4096	4096-BYTE BUFFER AREA
BUFEND	EQU	*	
MAXLEN	EQU	BUFFEND-BUFFER	


Implicitly defined as an external symbol second control section

PDPEC	
RURLC	

CSECT

SUBROUTINE TO READ RECORD INTO BUFFER

•			
	EXTREF	BUFFER, LENGTH, BUFFEND	
	CLEAR	Х	CLEAR LOOP COUNTER
	CLEAR	A	CLEAR A TO ZERO
	CLEAR	S	CLEAR S TO ZERO
	LDT	MAXLEN	
RLOOP	TD	INPUT	TEST INPUT DEVICE
	JEQ	RLOOP	LOOP UNTIL READY
	RD	INPUT	READ CHARACTER INTO REGISTER A
	COMPR	A,S	TEST FOR END OF RECORD (X'00')
	JEQ	EXIT	EXIT LOOP IF EOR
	+STCH	BUFFER,X	STORE CHARACTER IN BUFFER
	TIXR	Т	LOOP UNLESS MAX LENGTH HAS
	JLT	RLOOP	BEEN REACHED
EXIT	+STX	LENGTH	SAVE RECORD LENGTH
	RSUB		RETURN TO CALLER
INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
MAXLEN	WORD	BUFFEND-BUFFER	



## Object Code for the example program:

0000	COPY	START EXTDEF EXTREF	0 BUFFER,BUFFEND,LENGTH RDREC,WRREC		
0000	FIRST	STL	RETADR	172027	<b>~ · · ·</b>
0003	CLOOP	+JSUB	RDREC	4B100000	_Case 1
0007		LDA	LENGTH	032023	
000A		COMP	#0	290000	
000D		JEQ	ENDFIL	332007	
0010		+JSUB	WRREC	4B100000	
0014		J	CLOOP	3F2FEC	
0017	ENDFIL	LDA	=C'EOF'	032016	
001A		STA	BUFFER	0F2016	
001D		LDA	#3	010003	
0020		STA	LENGTH	0F200A	
0023		+JSUB	WRREC	4B100000	
0027		J	@RETADR	3E2000	
002A	RETADR	RESW	1		
002D	LENGTH	RESW	1		
		LTORG			
0030	*	=C'EOF'		454F46	
0033	BUFFER	RESB	4096		
1033	BUFEND	EQU	*		
1000	MAXLEN	EQU	BUFEND-BUFFER		

0000	RDREC	CSECT		
	:	SUBROUTI	NE TO READ RECORD INTO BUFFER	
0000 0002 0004 0006 0009 000C 000F 0012 0014 0017	RLOOP	EXTREF CLEAR CLEAR LDT TD JEQ RD COMPR JEQ +STCH	BUFFER,LENGTH,BUFEND X A S MAXLEN INPUT RLOOP INPUT A,S EXIT BUFFER,X	B410 B400 B440 77201F E3201B 332FFA DB2015 A004 332009 57900000
001B 001D 0020 0024 0027	EXIT	TIXR JLT +STX RSUB BYTE	T RLOOP LENGTH X'F1'	B850 3B2FE9 13100000 4F0000 F1
0028	MAXLEN	WORD	BUFFEND-BUFFER	000000 Case 2

0000 WRREC CSECT

## SUBROUTINE TO WRITE RECORD FROM BUFFER

		EXTREF	LENGTH, BUFFER	
0000		CLEAR	X	B410
0002		+LDT	LENGTH	77100000
0006	WLOOP	TD	=X.02.	E32012
0009		JEQ	WLOOP	332FFA
000C		+LDCH	BUFFER,X	53900000
0010		WD	=X.02.	DF2008
0013		TIXR	т	B850
0015		JLT	WLOOP	3B2FEE
0018		RSUB		4F0000
		END	FIRST	
001B	*	=X.02.		05

The assembler must also include information in the object program that will cause the loader to insert the proper value where they are required. The assembler maintains two new record in the object code and a changed version of modification record.

## Define record (EXTDEF)

Col. 1 D

Col. 2-7 Name of external symbol defined in this control section

Col. 8-13 Relative address within this control section (hexadecimal)

Col.14-73 Repeat information in Col. 2-13 for other external symbols

## Refer record (EXTREF)

Col. 1 R

Col. 2-7 Name of external symbol referred to in this control section

Col. 8-73 Name of other external reference symbols

#### **Modification record**

Col. 1 M

Col. 2-7 Starting address of the field to be modified (hexadecimal)

Col. 8-9 Length of the field to be modified, in half-bytes (hexadecimal)

Col.11-16 External symbol whose value is to be added to or subtracted from the indicated field

A define record gives information about the external symbols that are defined in this control section, i.e., symbols named by EXTDEF.

A refer record lists the symbols that are used as external references by the control section, i.e., symbols named by EXTREF.

The new items in the modification record specify the modification to be performed: adding or subtracting the value of some external symbol. The symbol used for modification my be defined either in this control section or in another section.

The object program is shown below. There is a separate object program for each of the control sections. In the Define Record and refer record the symbols named in EXTDEF and EXTREF are included.

In the case of Define, the record also indicates the relative address of each external symbol within the control section.

For EXTREF symbols, no address information is available. These symbols are simply named in the Refer record.

## COPY

HCOPY \_000000001033 DBUFFER000033BUFEND001033LENGTH00002D RRDREC WRREC T0000001D1720274B1000000320232900003320074B1000003F2FEC0320160F2016 T00001D0D0100030F200A4B1000003E2000 T00003003454F46 M00000405+RDREC M00000405+RDREC M000001105+WRREC E000000

RDREC HRDREC 000000002B RBUFFERLENGTHBUFEND T0000001DB410B400B44077201FE3201B332FFADB2015A00433200957900000B850 T00001D0E3B2FE9131000004F0000F1000000 M00001805+BUFFER M00002105+LENGTH M00002806+BUFEND **BUFEND - BUFFER** M00002806-BUFFER F WRREC HWRREC 0000000001C RLENGTHBUFFER T0000001CB41077100000E3201232FFA53900000DF2008B8503B2FEE4F000005 M00000305+LENGTH M00000D05+BUFFER E

# **Assembler Design Options**

### One and Multi-Pass Assembler

- So far, we have presented the design and implementation of a two-pass assembler.
- Here, we will present the design and implementation of
  - One-pass assembler
    - If avoiding a second pass over the source program is necessary or desirable.
  - Multi-pass assembler
    - Allow forward references during symbol definition.


#### **One-Pass Assembler**

- The main problem is about forward reference.
- Eliminating forward reference to data items can be easily done.
  - Simply ask the programmer to define variables before using them.
- However, eliminating forward reference to instruction cannot be easily done.
  - Sometimes your program needs a forward jump.
  - Asking your program to use only backward jumps is too restrictive.

	Line	Loc	Sou	irce statem	ent	Object o
	9 1 2 3 4 5 6	1000 1000 1003 1006 1009 100C 100F	COPY EOF THREE ZERO RETADR LENGTH BUFFER	START BYTE WORD WORD RESW RESW RESB	1000 C'EOF' 3 0 1 1 4096	454F46 000003 000000
TTO	9 10 15 20	200F 2012 2015	FIRST CLOOP	STL JSUB LDA	RETADR RDREC LENGTH	141009 48203D 00100C
1.15				SUBRO	UTINE TO READ	RECOR
120 121 122	<	2039 203A	INPUT MAXLEN	BYTE WORD	X'F1' 4096	F O
124 125 130		203D 2040	RDREC	LDX LDA	ZERO ZERO	0
135 140		2043 2046	RLOOP	TD JEQ	INPUT RLOOP	E 3
145 150	e are two	2049 types gfone-pas	s assembler:	RD COMP	INPUT ZERO	D 2
155	– Produ	ce20bjectEcode di	rectly in memory fo			3
160 165 170	2260	2052 No loader is new 2055		STCH TTX	BUFFER,X MAXLEN	5- 20 31
175	•		uting center where	most students	reassemble their programs	1
180		each-time.	目目的時間	RSUB		40
IUL	•	Can save time f	or scanning the sou	urce code again		9 - 19 - 19 - 19 - 19 - 19 - 19 - 19 -
-	– Produ	ce the usual kind	of object program	for later execution	on	

## Internal Implementation

- The assembler generate object code instructions as it scans the source program.
- If an instruction operand is a symbol that has not yet been defined, the operand address is omitted when the instruction is assembled.
- The symbol used as an operand is entered into the symbol table.
- This entry is flagged to indicate that the symbol is undefined yet.
- The address of the operand field of the instruction that refers to the undefined symbol is added to a list of forward references associated with the symbol table entry.
- When the definition of the symbol is encountered, the forward reference list for that symbol is scanned, and the proper address is inserted into any instruction previously generated.



Memory					Symbol	Value	
address		Con	tents	ed abbow va	LENGTH	1090	
1000	454F4600	00030000	00xxxxxx	****	RDREC	203D	
1010	XXXXXXXX	XXXXXXXX	XXXXXXXX	xxxxxxx			
				The states of the	THREE	1003	
•				SOUTH OF AS	ZERO	1006	COLUMN TO A
2000	xxxxxxx	xxxxxxxx	xxxxxxxx	XXXXXX14			. [
2010	10094820	3D00100C	28100630	202448	WRREC	*	- 20
2020	- 302012	0010000C	100F0010	03901000	EOF	1000	OD and
2030	4808	10094000	00F10010	00041006			
2040	001006E0	20393020	43D82039	28100630	ENDFIL	2024	
2050	5490	OF			RETADR	1009	
•	- 1	<b>CO</b> .			BUFFER	100F	/
tween scannin				CHUS assetteds	CLOOP	2012	
– On line 4	5, when the sy	mbol ENDFIL	is defined, th	ne assembler pla	ces its value in	the	
SYMTAB	entry.			count bistoling	TIRST	2005	
		- Rémbles	Silvero a	struction operan	MAXLEN	203A	
	mbler then ins	erts this valu	ie into the in	struction operan			
201C).					INPUT	2039	
– From this	s point on, any	references t	o ENDFIL wo	uld not be forwa	ard references	aħd •	- 20
	ot be entered in						
			1000 A		RLOOP	2043	

- These should be flagged by the assembler as errors.

#### **Multi-Pass Assembler**

•

• If we use a two-pass assembler, the following symbol definition cannot be allowed.

ALPHA EQU BETA BETA EQU DELTA DELTA RESW 1

- This is because ALPHA and BETA cannot be defined in pass 1. Actually, if we allow multi-pass processing, DELTA is defined in pass 1, BETA is defined in pass 2, and ALPHA is defined in pass 3, and the above definitions can be allowed.
- This is the motivation for using a multi-pass assembler.


- It is unnecessary for a multi-pass assembler to make more than two passes over the entire program.
- Instead, only the parts of the program involving forward references need to be processed in multiple passes.
- The method presented here can be used to process any kind of forward references.


#### **Multi-Pass Assembler Implementation**


#### Steps:

- Use a symbol table to store symbols that are not totally defined yet.
- For a undefined symbol, in its entry,
  - We store the names and the number of undefined symbols which contribute to the calculation of its value.
  - We also keep a list of symbols whose values depend on the defined value of this symbol.
- When a symbol becomes defined, we use its value to reevaluate the values of all of the symbols that are kept in this list.
- The above step is performed recursively.

1	HALFSZ	EQU	MAXLEN/2
2	MAXLEN	EQU	BUFEND-E
3	PREVBT	EQU	BUFFER-1
			•
			•
4	BUFFER	RESB	4096
5	BUFEND	EQU	*







BUFEND	2034	0
HALFSZ	800	0
PREVBT	1033	0
MAXLEN	1000	0
BUFFER	1034	0

# **MODULE-3**

# **Lexical Analysis**

- > Role of lexical analyzer
- Specification of tokens
- Recognition of tokens
- > Lexical analyzer generator
- Finite automata
- > Design of lexical analyzer generator

The role of lexical analyzer

Why to separate Lexical analysis and parsing

- 1. Simplicity of design
- 2. Improving compiler efficiency
- 3. Enhancing compiler portability

Tokens, Patterns and Lexemes

- A token is a pair a token name and an optional token value
- A pattern is a description of the form that the lexemes of a token may take
- A lexeme is a sequence of characters in the source program that matches the pattern for a token

Example

Attributes for tokens E = M \* C \*\* 2

<id, pointer to symbol table entry for E>

<assign-op>

<id, pointer to symbol table entry for M>

<mult-op>

<id, pointer to symbol table entry for C>

<exp-op>

<number, integer value 2>

> Lexical errors

Some errors are out of power of lexical analyzer to recognize:

○ fi (a == f(x)) ...

However it may be able to recognize errors like:

• **d = 2r** 

Such errors are recognized when no pattern for tokens matches a character sequence

# > Error recovery

1. Panic mode: successive characters are ignored until we reach to a well formed token

- 2. Delete one character from the remaining input
- 3. Insert a missing character into the remaining input

- 4. Replace a character by another character
- 5. Transpose two adjacent characters

# > Input buffering

Sentinels

# Specification of tokens

- 1. In theory of compilation regular expressions are used to formalize the specification of tokens
- 2. Regular expressions are means for specifying regular languages
- 3. Example:

i. Letter\_(letter\_ | digit)\*

4. Each regular expression is a pattern specifying the form of strings

# Regular expressions

- 1.  $\mathcal{E}$  is a regular expression,  $L(\mathcal{E}) = \{\mathcal{E}\}$
- 2. If a is a symbol in  $\Sigma$ then a is a regular expression, L(a) = {a}
- 3. (r) | (s) is a regular expression denoting the language L(r) L(s)
- 4. (r)(s) is a regular expression denoting the language L(r)L(s)
- 5. (r)\* is a regular expression denoting  $(L(r))^*$

6. (r) is a regular expression denoting L(r)

```
Regular definitions
```

- 1. d1 -> r1
- 2. d2 -> r2
- 3. ...
- 4. dn -> rn
- 5. Example:
- 6. letter -> A | B | ... | Z | a | b | ... | Z |
- 7. digit -> 0 | 1 | ... | 9
- -> letter\_ (letter\_ | digit)\* 8. id
- Extensions

One or more instances: (r)+

```
Zero of one instances: r?
```

Character classes: [abc]

# Example:


letter -> [A-Za-z ] digit -> [0-9] -> letter (letter|digit)\* id

# Recognition of tokens


Starting point is the language grammar to understand the tokens: stmt -> if expr then stmt

```
| if expr then stmt else stmt
         3 |
   expr -> term relop term
         | term
   term -> id
         | number
Recognition of tokens (cont.)
   The next step is to formalize the patterns:
   digit -> [0-9]
   Digits -> digit+
   number -> digit(.digits)? (E[+-]? Digit)?
   letter -> [A-Za-z ]
   id
          -> letter (letter | digit)*
   lf
           -> if
   Then -> then
   Else
           -> else
   Relop -> < | > | <= | >= | = | <>
   We also need to handle whitespaces:
```

50



• Transition diagram for unsigned numbers



Architecture of a transition-diagram-based lexical analyzer

# **TOKEN** getRelop()

### {

```
TOKEN retToken = new (RELOP)
while (1) {
                  /* repeat character processing until a
                  return or failure occurs
                                                 */
switch(state) {
   case 0: c= nextchar();
            if (c == '<') state = 1;
            else if (c == '=') state = 5;
            else if (c == '>') state = 6;
            else fail(); /* lexeme is not a relop */
            break;
   case 1: ...
   ••••
   case 8: retract();
           retToken.attribute = GT;
           return(retToken);
}
> Finite Automata
```

Regular expressions = specification

- Finite automata = implementation
- > A finite automaton consists of
  - An input alphabet
  - A set of states S
  - A start state n
  - $\circ~$  A set of accepting states F ~ S
  - A set of transitions state input state
- Transition

 $\boldsymbol{S_1} \quad ^a \boldsymbol{S_2}$ 

• Is read

In state  $s_1$  on input "a" go to state  $s_2$ 

- If end of input
  - If in accepting state => accept, othewise => reject
- If no transition possible => reject

#### Example

• Alphabet still { 0, 1 }

The operation of the automaton is not completely defined by the input

On input "11" the automaton could be in either state

#### **MODULE-4**

- > Syntax Analysis: Introduction,
- > Role Of Parsers, Context Free Grammars,
- > Writing a grammar,
- > Top Down Parsers,
- Bottom-Up Parsers,
- > Operator-Precedence Parsing

The role of parser

# **Error handling**

- Common programming errors
  - Lexical errors
  - Syntactic errors
  - Semantic errors
  - Logical errors
- Error handler goals
  - Report the presence of errors clearly and accurately
  - Recover from each error quickly enough to detect subsequent errors
  - Add minimal overhead to the processing of correct progrms

### Context free grammars


- Terminals
- Nonterminals
- Start symbol
- Productions

Derivations


- Productions are treated as rewriting rules to generate a string
- Rightmost and leftmost derivations
  - E -> E + E | E \* E | -E | (E) | id
  - Derivations for -(id+id)
    - E => -E => -(E) => -(E+E) => -(id+E)=>-(id+id)

Parse trees

• -(id+id)



## Elimination of ambiguity



# Elimination of left recursion

- A grammar is left recursive if it has a non-terminal A such that there is a derivation A=> A $\alpha$
- Top down parsing methods cant handle left-recursive grammars
- A simple rule for direct left recursion elimination:
  - For a rule like:

- A -> A α | β
- We may replace it with
  - A -> β A'
  - A' -> α A' | ε

# Left factoring

- Left factoring is a grammar transformation that is useful for producing a grammar suitable for predictive or top-down parsing.
- Consider following grammar:
  - Stmt -> if expr then stmt else stmt
  - | if expr then stmt
- On seeing input if it is not clear for the parser which production to use
- We can easily perform left factoring:
  - If we have A-> $\alpha\beta1 \mid \alpha\beta2$  then we replace it with
    - A -> αA'
    - A' -> β1 | β2

# > TOP DOWN PARSING

A Top-down parser tries to create a parse tree from the root towards the leafs scanning input from left to right

It can be also viewed as finding a leftmost derivation for an input string

Example: id+id\*id

E -> TE'

E' -> +TE' | E

T -> FT'

T' -> \*FT' | ε

F -> (E) | **id** 

# **Recursive descent parsing**

}

## Example

S->cAd A->ab | a Input: cad

# **First and Follow**

- First() is set of terminals that begins strings derived from
- If  $\alpha => \epsilon$  then is also in First( $\epsilon$ )
  - In predictive parsing when we have A-> α|β, if First(α) and First(β) are disjoint sets then we can select appropriate A-production by looking at the next input
- Follow(A), for any nonterminal A, is set of terminals a that can appear immediately after A in some sentential form
  - If we have  $S \Rightarrow \alpha Aa\beta$  for some  $\alpha$  and  $\beta$  then a is in Follow(A)

If A can be the rightmost symbol in some sentential form, then \$ is in Follow(A)

## **Computing First**

- To compute First(X) for all grammar symbols X, apply following rules until no more terminals or  $\varepsilon$  can be added to any First set:
  - 1. If X is a terminal then First(X) = {X}.
  - If X is a nonterminal and X->Y1Y2...Yk is a production for some k>=1, then place a in First(X) if for some i a is in First(Yi) and ε is in all of First(Y1),...,First(Yi-1) that is Y1...Yi-1 => ε. if ε is in First(Yj) for j=1,...,k then add ε to First(X).
  - 3. If X->  $\epsilon$  is a production then add  $\epsilon$  to First(X)
- Example!

## **Computing follow**

- To compute First(A) for all nonterminals A, apply following rules until nothing can be added to any follow set:
  - 1. Place \$ in Follow(S) where S is the start symbol

- 2. If there is a production A->  $\alpha B\beta$  then everything in First( $\beta$ ) except  $\epsilon$  is in Follow(B).
- 3. If there is a production A->B or a production A-> $\alpha$ B $\beta$  where First( $\beta$ ) contains  $\epsilon$ , then everything in Follow(A) is in Follow(B)
- Example!

#### LL(1) Grammars

Predictive parsers are those recursive descent parsers needing no backtracking

Grammars for which we can create predictive parsers are called LL(1)

The first L means scanning input from left to right

The second L means leftmost derivation

And 1 stands for using one input symbol for lookahead

A grammar G is LL(1) if and only if whenever A->  $\alpha$ | $\beta$ are two distinct productions of G, the following conditions hold:

For no terminal a do  $\alpha and\beta$  both derive strings beginning with a

At most one of  $\alpha$  or  $\beta can derive empty string$ 

If  $\alpha => \epsilon$  then  $\beta$  does not derive any string beginning with a terminal in Follow(A).

#### Construction of predictive parsing table

For each production A-> $\alpha$  in grammar do the following:


For each terminal a in First( $\alpha$ ) add A-> in M[A,a]

If  $\varepsilon$  is in First( $\alpha$ ), then for each terminal b in Follow(A) add A->  $\varepsilon$  to M[A,b]. If  $\varepsilon$  is in First( $\alpha$ ) and \$ is in Follow(A), add A->  $\varepsilon$  to M[A,\$] as well

If after performing the above, there is no production in M[A,a] then set M[A,a] to error .

Example

Non-recursive predicting parsing



# Predictive parsing algorithm

Set ip point to the first symbol of w;

Set X to the top stack symbol;

While (X<>\$) { /\* stack is not empty \*/

if (X is a) pop the stack and advance ip;

else if (X is a terminal) error();

else if (M[X,a] is an error entry) error();

else if (M[X,a] = X->Y1Y2..Yk) {

output the production X->Y1Y2..Yk;

pop the stack;

push Yk,...,Y2,Y1 on to the stack with Y1 on top;

}

set X to the top stack symbol;

}

#### BOTTOMUP

#### PARSING

#### Shift-reduce parser

The general idea is to shift some symbols of input to the stack until a reduction can be applied

At each reduction step, a specific substring matching the body of a production is replaced by the nonterminal at the head of the production

The key decisions during bottom-up parsing are about when to reduce and about what production to applyA reduction is a reverse of a step in a derivation

The goal of a bottom-up parser is to construct a derivation in reverse: E=T=T\*F=T\*id=F\*id=id\*id

## Handle pruning

• A Handle is a substring that matches the body of a production and whose reduction represents one step along the reverse of a rightmost derivation

Shift reduce parsing (cont.)

Basic operations:

Shift,Reduce,Accept, Error Example: id\*id

#### **LR Parsing**

The most prevalent type of bottom-up parsers

LR(k), mostly interested on parsers with k<=1

Why LR parsers?

Table driven

Can be constructed to recognize all programming language constructs

Most general non-backtracking shift-reduce parsing method

Can detect a syntactic error as soon as it is possible to do so

Class of grammars for which we can construct LR parsers are superset of those which we can construct LL parsers

#### States of an LR parser

States represent set of items

An LR(0) item of G is a production of G with the dot at some position of the body:

For A->XYZ we have following items

A->.XYZ A->X.YZ A->XY.Z

A->XYZ.

In a state having A->.XYZ we hope to see a string derivable from XYZ next on the input.

What about A->X.YZ?

#### Constructing canonical LR(0) item sets

Augmented grammar:

G with addition of a production: S'->S

Closure of item sets:

If I is a set of items, closure(I) is a set of items constructed from I by the following rules:

Add every item in I to closure(I)

If A-> $\alpha$ .B $\beta$  is in closure(I) and B-> $\gamma$  is a production then add the item B->. $\gamma$  to clsoure(I).

Example: E'->E

E -> E + T | T

T -> T \* F | F, F -> (E) | **id** 





**Closure algorithm** 

SetOfItems CLOSURE(I) {

J=I;

repeat

for (each item A->  $\alpha$ .B $\beta$  in J)

for (each prodcution B->γ of G)

if (B->.γ is not in J)

add B->.γ to J;

until no more items are added to J on one round;

return J;

**GOTO Algorithm** 

SetOfItems GOTO(I,X) {

J=empty;

if (A->  $\alpha$ .X  $\beta$  is in I)

add CLOSURE(A->  $\alpha X. \beta$ ) to J;

return J;

}

# Canonical LR(0) items

Void items(G') {

C= CLOSURE({[S'->.S]});

repeat

for (each set of items I in C)


for (each grammar symbol X)

if (GOTO(I,X) is not empty and not in C)

add GOTO(I,X) to C;

until no new set of items are added to C on a round;

}



Line	Stack	Symbols	Input	Action
(1)	0	\$	id*id\$	Shift to 5
(2)	05	\$id	*id\$	Reduce by F-:
(3)	03	\$F	*id\$	Reduce by T-
(4)	02	\$T	*id\$	Shift to 7
(5)	027	\$T*	id\$	Shift to 5
(6)	0275	\$T*id	\$	Reduce by F-:
(7)	02710	\$T*F	\$	Reduce by T-
(8)	02	\$T	\$	Reduce by E-
(9)	01	\$E	\$	accept
		ai		





LR parsing algorithm Sm-1

let a be the first symbol of w\$; while(1) { /\*repeat forever \*/ \$

ACTION GOTO

let s be the state on top of the stack;

if (ACTION[s,a] = shift t) {

push t onto the stack;

let a be the next input symbol;

} else if (ACTION[s,a] = reduce A-> $\beta$ ) {

pop  $|\beta|$  symbols of the stack;

let state t now be on top of the stack;

push GOTO[t,A] onto the stack;

output the production A-> $\beta$ ;

} else if (ACTION[s,a]=accept) break; /\* parsing is done \*/

else call error-recovery routine;

}

	STATE	ACTON					GOTO			
		id	+	*	(	)	\$	E	Т	F
	0	S5			S4			1	2	3
	1		S6				Acc			
	2		R2	S7		R2	R2			
	3		R 4	R7		R4	R4			
	4	S5			S4			8	2	3
	5		R 6	R 6		R6	R6			
	6	S5			S4				9	3
	7	S5			S4					10
С	onstructing	; SLR pa	arsing	table		S11				
	<sup>9</sup> Method		Rı	S7		Rı	Rı			
-	10		R3	R3		R3	R3			
	11		R5	R5		R5	R5			

	Line	Stac k	Symbol s	
	(1)	0		
	(2)	05	id	
	(3)	03	F	
	(4)	02	Т	
	(5)	027	T*	
	(6)	0275	T*id	
	(7)	02710	T*F	
	(8)	02	Т	
_	(9)	01	Е	
	(10)	016	E+	
	(11)	0165	E+id	
	(12)	0163	E+F	

Construct C={I0,I1, ..., In}, the collection of LR(0) items for G'

State i is constructed from state Ii:

If  $[A - \alpha . a\beta]$  is in Ii and Goto(Ii,a)=Ij, then set ACTION[i,a] to "shift j"

If [A-> $\alpha$ .] is in Ii, then set ACTION[i,a] to "reduce A-> $\alpha$ " for all a in follow(A)

If {S'->.S] is in Ii, then set ACTION[I,\$] to "Accept"

If any conflicts appears then we say that the grammar is not SLR(1).

If GOTO(Ii,A) = Ij then GOTO[i,A]=j

All entries not defined by above rules are made "error"

The initial state of the parser is the one constructed from the set of items containing [S'->.S]



### **MODULE-5**

- Syntax Directed Translation
- Intermediate code generation
- Code generation

## Introduction

- We can associate information with a language construct by attaching attributes to the grammar symbols.
- A syntax directed definition specifies the values of attributes by associating semantic rules with the grammar productions.

Ordering the evaluation of attributes

If dependency graph has an edge from  $\mathsf{M}$  to  $\mathsf{N}$  then  $\mathsf{M}$  must be evaluated before the attribute of  $\mathsf{N}$ 

Thus the only allowable orders of evaluation are those sequence of nodes N1,N2,...,Nk such that if there is an edge from Ni to Nj then i<j

Such an ordering is called a topological sortof a graph

Example!

## S-Attributed definitions

An SDD is S-attributed if every attribute is synthesized

We can have a post-order traversal of parse-tree to evaluate attributes in S-attributed definitions

postorder(N) {

for (each child C of N, from the left) postorder(C);

evaluate the attributes associated with node N;

}

S-Attributed definitions can be implemented during bottom-up parsing without the need to explicitly create parse trees

# L-Attributed definitions

- A SDD is L-Attributed if the edges in dependency graph goes from Left to Right but not from Right to Left.
- More precisely, each attribute must be either
  - Synthesized
  - Inherited, but if there us a production A->X1X2...Xn and there is an inherited attribute Xi.a computed by a rule associated with this production, then the rule may only use:
    - Inherited attributes associated with the head A
    - Either inherited or synthesized attributes associated with the occurrences of symbols X1,X2,...,Xi-1 located to the left of Xi
    - Inherited or synthesized attributes associated with this occurrence of Xi itself, but in such a way that there is no cycle in the graph

## Application of Syntax Directed Translation

- Construction of syntax trees
  - Leaf nodes: Leaf(op,val)
  - Interior node: Node(op,c1,c2,...,ck)

Example:

Production

E -> E1 + T

E -> E1 - T

E -> T

T -> (E)

T -> id

T -> num

Semantic RULE

E.node=new node('+', E1.node,T.node)

E.node=new node('-', E1.node,T.node)

E.node = T.node

T.node = E.node

T.node = new Leaf(id,id.entry)

T.node = new Leaf(num,num.val)

## Syntax tree for L-attributed definition

#### Syntax directed translation schemes

An SDT is a Context Free grammar with program fragments embedded within production bodies

Those program fragments are called semantic actions

They can appear at any position within production body

Any SDT can be implemented by first building a parse tree and then performing the actions in a left-to-right depth first order

Typically SDT's are implemented during parsing without building a parse tree .

#### Postfix translation schemes

Simplest SDDs are those that we can parse the grammar bottom-up and the SDD is s-attributed

For such cases we can construct SDT where each action is placed at the end of the production and is executed along with the reduction of the body to the head of that production

SDT's with all actions at the right ends of the production bodies are called postfix SDT's

# Parse-Stack implementation of postfix SDT's

In a shift-reduce parser we can easily implement semantic action using the parser stack

For each nonterminal (or state) on the stack we can associate a record holding its attributes

Then in a reduction step we can execute the semantic action at the end of a production to evaluate the attribute(s) of the non-terminal at the leftside of the production

And put the value on the stack in replace of the rightside of production

EXAMPLE

L -> E n	{print(stack[top-1].val);
	top=top-1;}
E -> E1 + T	{stack[top-2].val=stack[top-2].val+stack.val;
	top=top-2;}
E -> T	
T -> T1 * F	{stack[top-2].val=stack[top-2].val+stack.val;
	top=top-2;}
T -> F	
F -> (E)	{stack[top-2].val=stack[top-1].val

top=top-2;}

F -> digit

#### Intermediate Code Generation

- Intermediate code is the interface between front end and back end in a compiler
- Ideally the details of source language are confined to the front end and the details of target machines to the back end (a m\*n model)
- In this chapter we study intermediate representations, static type checking and intermediate code generation.



#### Variants of syntax trees

- It is sometimes beneficial to crate a DAG instead of tree for Expressions.
- This way we can easily show the common sub-expressions and then use that knowledge during code generation
- Example: a+a\*(b-c)+(b-c)\*d



SDD for creating DAG'sSDD for creating DAG's

## Value-number method for constructing DAG's

- Algorithm
  - Search the array for a node M with label op, left child I and right child r
  - If there is such a node, return the value number M
  - If not create in the array a new node N with label op, left child I, and right child r and return its value
- We may use a hash table



#### Three address code

• In a three address code there is at most one operator at the right side of an instruction

## Example:



## Data structures for three address codes

- Quadruples
  - Has four fields: op, arg1, arg2 and result
- Triples
  - Temporaries are not used and instead references to instructions are made
- Indirect triples
  - In addition to triples we use a list of pointers to triples.

**Type Expressions** 

Example: int[2][3]

## array(2,array(3,integer))

A basic type is a type expression

A type name is a type expression

A type expression can be formed by applying the array type constructor to a number and a type expression.

A record is a data structure with named field


A type expression can be formed by using the type constructor g for function types


If s and t are type expressions, then their Cartesian product  $s^*t$  is a type expression


Type expressions may contain variables whose values are type expressions.

# Short-Circuit Code


**Flow-of-Control Statements** 







(b) if-else



a= (9)  $a^* = \{ \mathbf{a}, \lambda_1 a_1 a a_1, \dots, \dots, n \}$ at = a.a\*. =  $fa_1aa_1aaa_1, \dots, j$ (a+b)\* = f 2, a, b, aa, ab, ba, bb, ----: set of all strings where length is exactly 2 over Z= (a,b) L= faa, ab, ba, bby so regular expressions will be = aatabtbatbb (: lang. is source) = alath) fb(ath) scrunion = (atb)(atb)length is atleast? Li= faa, ab, ba, bb, aaa, --lang. is infinite) requar expression = (atb) (atb) (atb) \*



Page C 129 exactly 2 nos. of 'a' lib can be any numbers. RE = b\*ab\*ab\* ba brast atleast 2 nos. of 'a' reg:  $R = b^* a b^* a (atb)^*$ abmost 2 nos. of 'a' 11.0 à, 1 'a', 2'a's VY  $RE = b^{*}(a+a)b^{*}(a+a)b^{*}$ there can be 'a' or there can be no 'a' even number of a's

$$RF = (b^*ab^*ab^*)^* + b^* A$$

$$RF = (b^*ab^*ab^*)^* + b^* A$$

$$RF = a(a+b)^*$$

$$RF = a(a+b)^*$$

$$RF = (a+b)^*a$$

$$RF = (a+b)^*a$$

$$RF = (a+b)^*a$$

$$RF = (a+b)^*a(a+b)^*$$

$$RF = (a+b)^*a(a+b)^*$$

$$RF = a(a+b)^*b + b(a+b)^*a$$

$$RF = a(a+b)^*b + b(a+b)^*a$$

$$RF = a(a+b)^*b + b(a+b)^*a$$




 $\frac{1}{(ab)^{*}(a+\lambda)} + \frac{(ab)^{*} + b(ab)^{*}(a+\lambda)^{*}}{(a+\lambda)} + \frac{(ab)^{*}(a+\lambda)}{(a+\lambda)} + \frac{(ab)^{*}(a+\lambda)}{(a+\lambda)}$ = (ab)\* (atx) = (2+b)(ab)\* (a+2) OR  $RE = (2ta)(ba)^*(2tb)$ Identities of RES (d- id ( ap)) (1) Ø+R=R+Ø=R  $(2) \ \phi, R = R, \phi = \phi$ (3)  $\lambda \cdot R = R \cdot \lambda = R$ 2\*=2 (4')Ø\*=2 \* (5)(6)  $\lambda + RR^* = R^*R + \lambda = R^*$ (6)  $\lambda + RR^* = R^*(\lambda + \lambda) = R^*$ (7)  $(\alpha + \beta)^* = \alpha^*(\lambda + \beta)^* = b^*(\alpha + \beta)^*$ \* in




Page . a'abtba)\* ab 29: See. ba OR a state h method 5 a nfa for rj M(n) RE tO NFA nilafor rz MM ritro <u>og</u>! ra M(n) 2 nea for 3.22 eg: 2 M(12 M(n) 2 











C a 4 eliminate B . then Lecture Notes.in abxc RF; ab\*C



step 1: a 2 F a <u>step ?: eumnabing C, D, E</u> ecture Notes.in btctd CL eliminating B step 3. a (btctd)





























A-(C)A/2 · A . a α An A Diesa 2 \* 29: L= {set of all strings containing a, b}  $L = (a+b)^{*} / S - \gamma \alpha S / b S / 2$ e say: abab g a S 5 a



$$\frac{2}{50} = \frac{50}{50}$$


$$\frac{50}{50} = \frac{50}{50}$$

$$\frac{1}{50} = \frac{50}{50}$$







Date Page L= {anbncmam, n, m/1) 109 STAB JO 1 denves àbn A-yaAb/ab Adenves chan B-rcBd/cd ureNotes × eg: 1- fanbron, n7/17 X not possible S-9asbc/abc 50 bes it will generate an(bc)n Sec. 11 eg: L= {anb2n, n>1}











S-7 PQ S-7 AD p-rapb/2 OR BTABbla Q-76B/2 A-raAla so stadpa ecture Notes.in 1= fanbn: n is an even number) s-7aasbb/2 99: L= fanbn: n is an odd number) ie. 5-gaab A TRADE A-raaAbb/2 OR S-7 aasbblab














 $FA \longrightarrow RLG \longrightarrow LLG$ (L) (L) (LR) Dote, Pope. N.B Inorder to convert FA to LLG > RIG - R LLG  $FA \xrightarrow{R} FA$ (LR)  $(L^R)$   $(L^R)^R = L$ (L) 81 5 of: find the LLa for all strings with starting a ab a FA B arb V FA a 1LR












a Find RLG for L 90-ragi ecturginages.11 92-293 93 -2 293/694  $\begin{array}{c} 94 \longrightarrow bqs \\ qs \longrightarrow bqs \\ 12 \end{array}$ now to Gra LLG step! Find revense of FA i.e. LR a 5





















\*91 790 90 \*92 \* 21 \*91 23 id not \* 9.2 \*91 \*92 reachable so delete 12 \*q1 \*92 93 AVA ONE A Steps: 0 equivalent states: [90] [91 92] tes in stepz: 1 equivaient states: [90] [9192] so minimised DFA a,b a 90




and the design of comb. A suit a man completion and FA eg: au strings starting with a a,b NEA B 6 a b then a D B convert. 7A B A B m. B \*B B B B 0 D D A a,b so corresponding OFA will be a B 1.1214 D











 $A \rightarrow A \rightarrow A, B, D$ B->C->C  $0 \rightarrow 0 \rightarrow 0$ and again 2\* 2 \*  $\rightarrow \phi$ A-TAe 3.B YU -20-20 n 2\* nau 2\* naw 1 2\* 2\* 0  $B \rightarrow B \rightarrow \phi$ B-YB  $\rightarrow c \rightarrow c$ 0-70-30 · D-JD again 2\* 2\* 2\* 1 2-\* C->C->B- $C \rightarrow C \rightarrow \phi$  $\dot{\gamma}\phi$ ->B ggan n 2\* 2\* 2\*










LAAGE HEADSTRA 2NFA tO NFA Step 1 ES. DELA  $a = a \leftarrow a'$ 6 PC a -> A (AIBIC) (BIC) (C) otes-An 57 88,0 fcre B \*C 53 5.7 207 DATINE 2\* a 2\* "http://wordsztherz NW ATATATABIC ATATO ATATO ATATO ()B-TO ()B-TB-TBIC ()B-TP YC->\$ >c->C->C->C  $\gamma C \rightarrow \emptyset$ 2\* c 2\* 2\* a 2\* 2\* 6 2\* agan B-1B-70 YC+C+C  $\gamma c \rightarrow 0$ The second states of the second states of the al your of your ()





Date\_\_\_\_ 0 2\* c 2\* 2\* a 2\* C-7C-7Ø x 2\* b 2\* C-7C-7Ø again C-7C-7C-7C SU NPA WILL LOUR C a CLb. bic. 100 a,b,C . . ANFA TU DFA step2: after converting a C b [BC] [C] [ABC] ->[A] [ABC] [BC] rc7 [ABC]








# Introduction


compiler: software which converts source program into target program.

Interpreter: executes the program line by line, takes a lot of time but the chances of occurrence of error is least when compared with compiler.


A THIRD LEATERS

Java is a platform independent -programming language, Java code or source code is converted to an intermediate form called byte code (done by the compiler). The byte code is interpreted by the virtual machine and this byte code can run on any machine.









• Lexical • 1st phase of a compiler, also called as scanning. • the revical analyser reads the streams of characters making up the source program and groups the characters into mainingful sequences called revenues.


token of the form


~token-name, attribute-value>


eg: partion = initial + rate \$60


(1) position is a lexeme mapped into a token (id, 1) (2)  $\langle = \rangle$ 

(3) initial is a levene mapped into a token rid, 27 (4) rty










• uses 3 address mitrichen generation to convert to the  
machine executable code.  

$$tJ = (introfroat)60$$
  
 $t2 = \langle id_1 3 \rangle * tJ$   
 $t3 = \langle id_1 2 \rangle + t2$   
 $\langle id_1 i \rangle = t3$   
• code optimization  
• attempts to improve the intermedicate code so that  
better target code will result.  
 $tJ = \langle id_1 3 \rangle * 60.0$   
 $t2 = \langle id_1 i \rangle = \langle id_1 2 \rangle + to t1$ 





## exical Amalysis

·code generation

takes as input an intermedicate representation of the same program and maps it into the target language.
pregram and maps it into the target language.
predicat)
LDF R2, id 3
MULF R2, R2, #60.0
LDF RJ, id 2
ADD F RJ, RJ, R2
STF idJ, RJ

• symbol table


· records the variable names used in the sauce program. · collects the information about various attributes of

(110000 Mg

each name	Jodevs .
otes 1	position
. 2	initial
3	rate
L'ectureNot	cs. no man
Thursday)	Contrate and the manne
the second second and the second s	
	eNotes.in
	TANAL TO MUMILIE OF LUTIES
	Litt was tal
A CONTRACT OF TO CONTRACT OF TO CONTRACT	tracos anninas is called
Lepentra (F)	al sor " Atrong (1) you
	la x im the work
	7











Ambiguas & c	inambiguous	3/202012d21 -2 (
		dede - we ples
eg1: E-7 E	+E/E*E/id	
	ther the string	idtid#id denved from here is
ambiguous (		2 / 1
0		d 2 D
LMD Lect	ureNotes.	in RMD
E = E.	+E	$F \rightarrow F + F$
⇒id	+ 6 0	$\rightarrow E + E * E$
⇒rid.	TEXE	⇒ EfExid
÷₹id	fid *E	=> 'Etid*id
⇒ id.	tidxid	> idtid*id
1		
LMD	a Settu	RMD
EZEX	E	E > E*E







2.1
















Scanned by CamScanner



















DEPENDENT OF MANY MALINET PRIME HALL - DO ETETT/I convert into night recursive eg'; AAXB ETTE' BOLLEND 50 ecture + TF'es in (400 inter margin appare and S-> SOSIS 01 Q! ACCB (199) LectureNotes.in multiple automation partomation SO  $s \rightarrow 01s'$  $s' \rightarrow 0s1ss' | e$ ANTA A --- BULLELES






Scanned by CamScanner











Scanned by CamScanner



C 
$$\rightarrow$$
 C  
D  $\rightarrow$  C  
F  $\rightarrow$  C  
(a) If a is a nontermunal and defined by non-null  
production  $\alpha \rightarrow \chi_{1}\chi_{2}\chi_{3}$  then  
fmat ( $\alpha$ ) = first( $\chi_{1}$ ) = first( $\chi_{1}$ )  $\cup$  First( $\chi_{2}$ )  
= first( $\chi_{1}$ )  $\cup$  First( $\chi_{2}$ )  $\cup$  first( $\chi_{3}$ )  $\cup$  (C)  
= first( $\chi_{1}$ )  $\cup$  First( $\chi_{2}$ )  $\cup$  first( $\chi_{3}$ )  $\cup$  (C)  
Bullow Rules  
(c) If Follow(A) = \$ if A is starting symbol)  
(c) If Follow(A) = \$ if A is starting symbol)  
(c) If S  $\rightarrow \alpha AB$  and  $B \pm C$   
then follow(A) = from (B) without C  
(c) (with C) if S  $\rightarrow \alpha AB$  and  $s \rightarrow \alpha A$  and  $B \xrightarrow{*} F$   
from  
Pollow(A) = follow(S)







eg 2 5-7.6 First(S) = EFOILOW (S) = { } 2 Syale (3)Fist(E) G faie Notes in Follow  $(s) = \{(q,q)\}$  but low many non by a particular Treathern an art XIX WXII here . S-YAALE (4)(x) intective new other skins (x) 1ml dr-A Fixt(s) = faic)For  $(s) = \{ \forall, a \}$ 111441 First (A) = { b} 1 = + 1 10 BILX - 3 ACHORNELLES FARTEST COLUMNER 114.17 with C) if sy and it jet A const of the



(5) S-70 AQLE		athing to Can
A-Yb		
	Prost(s) = (b, E)	
	First (A) = 1 by	
A A A A A A A A A A A A A A A A A A A	First (A) = $(b)$ Follow (S) = $(d_1a)$	
- 1.0.13.1	Follow (A) = {a,b}	1. 10 112 32 6- 7. UN
(6) STRAB		
A-7616		4 hours and a survey and a large
Biccuren	lotes in 4	
Frit(s)	= fa 101	NEALUANA - 2. ( g)
	= {bie}	NO SERVICE
	)= 107 (0)	A RI
	Finit	Pollau
(7) STABCDE	la, b, c, d, e, ey	8 [ \$ ] \$
A-rale.	faiez.	(b, c, d, e)
0-7-1016	Decture bier wi	(cidie)
CACIE	SC.E?	5 0.07









13123011	Finit	sollau
1) S-7 AB	faibies	(A)
A-7216	(aie)	Eb. DY
B-761E	d bi E> m	(\$)
		51084107
1 ec	tureNote	sin
(147-5-	A WIT AND	
A A A	Fint	Follow
(14) S-YABIDE	faibicidies.	887
A-yale	(a, c) dturel	oterbicidie?
B-7616	(bie)	(cidie)
C-rCIE	. LCIEF	(dil)
0-701E	Ed.C.S.	f.ez ?????
ETQ	£ e)	5.57
	and the state of the last	
and the second se		







(17) E-YTE! Lidi () dy, E'-7+TE'16 (+, E)  $\frac{T \rightarrow FT'}{T' \rightarrow *FT' | e}$ lid, EY (+,\$,)) C\*, E> 1+, \$, fid, C F-rid (E) f \*, +, \$, ) first FOLLOW EdigihiE, b, gy STACB CBB Ba [18] 5 587 A-rda/BC (digihier 2h19,\$y £91E) {\$,a,h,g,\$} B-7916 Shier 19,1, b, shy C-ThlE















	Juit	
° grammar with En	110 m 11(1) for	each me of the
toom A-YULE	( DIN DINA)	31147+x-19
if (a) rist(c	$x) \cap Form(A) =$	Ø
then it is an ill	1) grammar	BITTIX - T
miniquous grammar	" ic not 11 (1)	Joi 1 (1) (-1
n and a security of a	11 11 11/11	
· non-left factore NR	tes.in LL(1)	010
		I THE T WAY LAND
then right hand wide :	PUPPI produced one 1	as only latternative
then right hand side i	is always LL(1)	0
41 6 7 4 4		
4) STAA		


$$First (E') = first (I) grammar$$

$$First (E') = first (I) grammar$$

$$First (E') = first (I) first (I) first (I) first (I) first (I) = first (I) f$$

















represents in which column we keep this production (8) S-raABb D1087-1-AACIE Ediby-10% Bidle 6 6> (d) 193 (D)HO ... so this is IL(1) since all productions will be present in different ells, Lecture Notes, in TO HAVE I LILL GRAMMENT (9) STALa Eamray X Aya SIDADE (11) 20 DE-A su it is not 22(1) secause both of them are going in different celu. -187  $\mathcal{F}$  FOLLOW(S) = FOLLOW(C) = FOLLOW(B) = FOLLOW(S) (10) S-7aB/E far B-7601E Follow(c) = follow(B) = follow(S) =  $\{\xi\}$ tby C-resie FORW(S)= FOROW(C)= FOROW(B) - FORON(S) lcy. = 2870 50 This is 12(1) grammar. ecture Notesumpland SYAB (11)FOILCW(A) = FOILOW(B) = { bis} aar fA-Jal6  $Follow(B) = follow(S) = \{S\}$ 164 B-761E so this is LL(1) grammar (a) > follow(s)=First(A)=  $\{C, \}$ (2) 5795A E FOILOW(A)= FOILOW(S) = FIPSE(A). {cy A-YCE - AQ not LL(1) due to multiple entries for same production





a prisinger winen winnin Car Rapping T+POADA (13) S7A (a, b)n(c,d) 910 - A A-7Bb Cd 3 DE D 19 / Follow (0) = {b} B-7 aB16 (c) A ROTICU (c) = {d} C-YCC E r drubery the orm (1) 1' to ant n dertaken Lecture Notes.in so this is LL(1) grammar, D14+-2 MDI MY S-YAAA16\_ (a) = (5)= (5, a) X (14) A-Jabs [e They ret if (1) secure burn of theman multiple entries for a single production so not 22(1) ADC - 1 Heating all all the will be × (1) a state of the second states > { a } (15) S-yiEtssia s'-7 es[G\_\_\_\_\_ le) A- (Forlow(s') = Romanies) = Frist (s') 2 2 2 2 X ETD an and a so not LL(1) grammar. otes re (16) S-7ACB [CbB] Bd [d] n (b) n [g,d] -7 da 1 BC DENGINE TOP DOILD evotes.in 7 916 for (c) = For (A) = Fixt(c)(b) = {b,\$} X NY FORMULI FINSTER so not il(1) grammar Jacol. and the contraction algorithman of such (1) 1) into




Bottom up Parser The process of construction of the passe tree in the bottomupmanner that starts with children and proceed to the root w called bottom-up-parser eg: 5-7aABC pc) ab handle say ip stong a be de handle: rubstning which is getting matched with anything in the mght handvide.

handle is a substring of given TIP string that matches with the RHS. of any production
also called shift reduce (SR) passer
uses the reverse of RMD
has to detect the handle and reduce the handle.
detecting the handle is the main overhead
Bup is constructed for unambigueur grammar except for operator precedence poiser
can be constructed for the grammar which has nore complexity
passing methanism is faster than topdawn passer with higher performance















If the stack consists only of the start symbol then the I/P ming and the payse is successful. · error operation proceeding the 1/10 if the stack does not contain the start symbol at the end then the I/P string is not parsed that is the parse tree is not constructed, so the result is Star and I LANG TO I LANG orror. 1.1300033 Action J/P stack eg: SZAA shift ababs AraAs shift bab\$ sa VA7DK reduce abs \$ a(b) vay wabas raduce ab\$ \$0A) shift Tabs AR shift b\$ SAQ reduce & Aab reduce SAGA reduce SAA reduce accept \$ AS







- 3 8 A AUM Classification OFLR panser! Based on the construction of table is divided into a types LR(O), SLR(I), CLR(I), LAZR(I) DI IDMINIO (9) obtain the argumented grammar for the given grammar Procedure (b) create the canonical collection OF LR items (c) grammar DFA is created and prepare the table based on LR item same got gal mon musi ABA FRITUTTON 911 MOT argumented grammar · grammar which is obtained by adding one more preduction that denver the start symbol is called argumented grammap AUCOPT DAM STAB Aza the moto which is the store store was Brb · helps in separating the final item from the non-final item · the need for argumented grammar is when you have multiple productions in start symbol then we can decide what is the final string. AL HOY JECCOR / eg: a production · at any point in the RHS is called [RIO] A-g.abc A-7 a.bc the till a set that A -> ab.C A-gabc. > Final item







































under the # Follow symbol of LHS variable 122 Martin Republication Providence • if the SLR passe table does not contain multiple entries i e. it is free from conflicts then it is slRigrammar 11014 TORE (a) JR consult 1 DUGP AJA.2B B -78. shortcut • if  $Follow(B) \cap \{x\} \neq \phi$ > SR conclut MJLR(1) P • if follow (B)  $n (1)^{p} = 0$ MY SR conflict in LR(0) but not in SIR(1)






















now wing parse table, B S ay 191 LAQUE 0 rommp Tars T3 \* EVENUE SER (019; DO TA TA TA  $\frac{\mathbf{OR}_{1}}{\mathbf{OR}_{2}} = \frac{1019}{10} \frac{1019}{10} \frac{100}{10} \frac{1$ Follow (A)= fanb? minung wan is such (1914) Forrow (B) = {aib} FOR  $(A) \cap FOR (B) \neq \emptyset$ 20 4 so RR conflict in SLR[] [6]9] and in LR(0) auto so this grammar is not a sLR(1) grammar.











IS 101 (5-79.bda). 5 Ju F9 d a Th Sriab.day S-10Wa) AULER 5-19bla LUDDEL ADAD is a pristan AAZ ou now for Iq (SR) Std.C A-Yd. acture payed and udbit Re Follow(A) n { c } = for a, c) n {c) AA ADA det DA MID do D ŧØ so this an sprontuit in both SLR(1) and LR(0) so this is not seril grammar






Viable Prefix HILL CUSURING ANTRINGA The prefixes of night sentential form that can appear on the stack of sR passer are called vidble prefixes. 09: what are vicible prefixes of .692 SYAA AraA ray I/P string: abab J.A.C. A-4b JAd.F-5.0.5 Stack I/P string · opr bdb. abab \$ shift sa bab \$ shift \$ab ab Taduce A-7b JaA ab reduce AingA \$A ab shift \$ Aa - million b shift \$ Aab - repair 3 raduce \$ AQA AYb \$ reduce \$ AA AgaA 3 \$5 A == S-9AA reduce 1 5 accept · Dr-A so viable prefixes are <a, ab, aA; A, Aa, Aab, AaA, AA> a this an speconsult in both select and the point C to












Scanned by CamScanner































B B-Y.d,a. (54bB.a.s) 5-7682. 573.0,\$ A-rd., c B-rd., a d 5-9BC.\$ 6.000-6 no contuits in terms of LR(1) items so the grammar is in circily Ebril MET These 2 states we have to metge we get A-7 d., a/c B-7 d., c/a 50 not LALR(1)X





#### LectureNotes.in






## CLR(1) 7 ELR(1) IALR(1) 7 SLR(1) 7 LR(0) = LL(1)

## LectureNotes.in

### LectureNotes.in



# Semantic Analysis.

· Semantic analyses verifies each and every sentence of the varie code, syntax analyser/passer takes care of the operator working on the wide number of operands and considers the type of operands.

· Semantic randys is can be implemented by passing along the with the remantic tools i by attaching the remantic rules for each and every grammar,

Ling & Low of the love of the way & to wall

Syntax vs Semantics


· syntax determines valid form of program.

• remartics " behavior of valid program.


1 mg i have 1500


· syntax is what can be specified by CFG -does not match intub on -isome things that seem to be syntax are not definable in CFG. og: number of arguments in function call, · anything that requires compiler to compare constructs .. separated with other code, or to caint items, or nested structures are semantics and the set out of any med and an independent of an intertion SDT (Syntax Directed Translation) • The grammar with semantic rules is known as SDT, . · models for translation from passe trees into assembly/ machine code \* attain the personal to unit of united · complete there in action through the • These rules in effect specify the flow of information between different points in the passe tree for a program.







mantic Around	
eg: Forfere attribute value	eq: $E \rightarrow F + E$ given $W = 2+3+4$
eg: Rules of grammar	F-rid $50, E.val = F.val + F.val$
LANG (EVOL)	F. val = id. val
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	then the grammar will be $w = id + id + id$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	5/ 4 decorated of
6. F-Y(E) 6. F. val - F. val 7. F-Yid 7. F. val - Yid. le zval	F.val & F.val & cinnotated pose tree (that shave the
ect.	E.val + E.val Enal id.val attribute value The IT at each and
Types of attributes	every node











THE REAL PROPERTY AND A STORAGE g' draw SDT for the following Semantic rures Inhented attributes 07TL din=Titype 10 mil T.type = int Trint Treal T. type = real 2-721, id  $\lambda_{1,m} = \lambda_{im}$ add.type (id. entry; L.in) Lid I/P: neal ids, id2, id3. St.K D Titype in = real






anuments all water FGZ store Dependency Graph The interdependence is among the intented and synthesized attributes at the nodes in a passe tree can be shawn by a directed graph called, dependency graph. example of synthensed Qq: A-YXY attribute A.a = f(x.x, y.y)Ebischild: 1007 . A.a yy a IN = apal eg: A-YXY example of inhented
































Type check	
$ \bigcirc F \rightarrow F_1 + F_2  f_1 f ((F_1, type == F_2, type)  gg (F_1, type = 1))  the interval is the first of the$	Etype = int que error; 2
$\int (E_1) \left( F_1 \otimes p e = F_1 \otimes p e_1 \right)$	atten F.type = boolean eve errore
/ two (E. type = bool)	Sattribute SDT
/ faise & F. type = bool; }	• An SOT is S-attributed if every attribute is synthesized • The attributes are evaluated using Boutom up passing
29: chock whether the expression & meaningful or not	• The vemantic nules can be placed at the night end of production
(2+3)== 8 7. E. TY. PR	$aq: E \rightarrow E + E \{E, val = E, val + E, val \}$
Ehron amt	E-rid (E.val=id. Ival)






-attribute sot - Int QUE SUCT: E hepe in bool want and s-attribute SOT LectureNo QG STIA bornalling i showing or every arrouge is spontagized Construction of syntax tree (for expressions) semantic nates can be placed at the ordinal and of preduction (a) for nodes











enny of 'a' 31110/3 A 1 + 19 4-7 inside symbol table in ------HUNDI WORDI eq: write the sor to convert whit to postfix INFIX: 2+3×5 Portfix: 235\*++ so grammar is, Stra M tiller Tillerauges in stop! E-YE+T/T T-77\*F/F 1 101.1 J. 27 July and Frid n. JIP: idtid Kid S=LOV.T E chan? E-Val-7 E LOVE to C = JEW ?
















t2:afb t3=t2+C ta: t1x t3 a a and the transferrer in the or and the to be a find (prected Acyclic Graph) DAG · used to eliminate the common sub expression · procedure to construct the SDT for DAG is similar to AST. except one restriction i.e. if any node is arready created then make use of that node instead of going for new creation meation of some node








(p-1) (2) x = op z 0+D=0+ 21-01=61 3) 1=4 O if a (rel op) y' goto L 5 goter ervores.111 6) A[i]=2 0 Q y: Apri] ecture Monthesinknborrond x=\* P न 4=82 no recorder due commo and o loning of the and an company in and an and a mouton of another NOPE ONO STRINGERON 19 if any ridde is arready water and make with of love other other of the failed to make a contract about a contered





1-41 12/01/201 Implement aboneq: unte 3 address code for a=b\*-C+b\*-C 9311 567 so 3 address code:  $t_1 = -c$ うとしっしょ 63113.2.1.16 t2=b\*11 Lecture Not3-S-Cn t4= b\*t3 t5=t2+14 as - 1 This 10-t5 14 UP 111404  $\frac{eq:}{while(C < 20)}$ (1) IF C== 0 goto 3 (2) goto 7






Scanned by CamScanner

9: (a+b) \*C (d+e) address and to tex tl=afb t2=t1\*C t3=dte n. = 11 1501 27.9xbbr t4: t1/t3 09: INt x=10; INt y= 20; SOP (aty) 2=10 4=20 100301 t1=2+4 L: SOP (t1) goto (L) P ALAD 140 6+9-0 for (1:0; ix=10; de e) otes 100 29: x=ij .... a[i]=x; ,1 1:0 if it 70 goto L x:i  $\alpha[i] = \alpha$ isition Visi d:






q: axb+cd E CAR DAY LICEPPING COMPANY algetcholus t1:a\*b appringels with  $t_2 = t_1 + C$ 9 90 11 THE t3 = d t4= 62/t3 man se shows, and s and you and Lecture Notes. in a provide you with the state int x= 10 eq! KIEN GD YNWWG my y= 20 if(ary) $d_1: sop("FLA");$ erse 22: SOP ("CD"); MARKEN MARKEN IN 910-10 2(=10 L' REPENDUN 4=20 iF(25y) goto 22 LISOP ("FLA") goto 23 22: SOP("CD") 100 to cono ucono (1 LES. 23: Last 101 = 141,0% syntair: of leader G eg: fact(1) 1=1 2 2.0 FELLINGU 102 leader 2. if(i7) leader it. t1=f\*i int (:=1; int f=1;  $\frac{\text{for}(i=j; i \leq \pi; i \neq f)}{f=f * i'}$ 5. . x=f G. セニビナノ CARA C ref 7. i=t 30 goto(3)8. なんで なけれないま 9. 1: calling program leader






Interme Implementation 110-Quadraple A quadraple is: X=yopz where x, y and z names, constants or compiler generated temporanies; op is any operator, Syntax: op yizix apply operator op to y and 2, store the result (a) binary operator eg: add a,b,C gt aib, C












if y rebp 2 goto L I - SI THE syntax; impresop yiz,2 and the set and the first of any in eg: impget y12, 21 //jump to 21 if y72 jmpgte y, 2/21 // sump to 21 if yz=2 imply  $y_1 y_1 d_1$  11 rmp to  $d_1$  if y = = 7impre y, 2, 21 11 sump to 21 if y!= 2 eg: Jubus // jump to l' if y is not zero Y1, X1 Jubs 11 Jump to 21 if y is zero 1 seek jmpt 11 rump to 21 if y is the Y1, 2! Jmpf 11 ump to LI if y is false. 41221 a of the principal of the state of the second the and a sector and a group a A SESSION - DESTROY OUT (THE BOARD AND A DATE A






Procedure parameters: param x param x, or procedure calls call p,n, or call p,nv where a is an actual parameter DUD YVOG invoke the procedure p with n parameters  $9: f(x+1,y) \rightarrow add x_1,t$ MAR param ti param y call fiz Langenter 20 concord (f) indired assignments Contra Jonaria x = y[i] *[[move y[i]*, x








		A 1 L V					
eg: a=	= 0 * -	C+ b *		tl = -C	autrite and and a		
			01		tung about		
	t3=-C						
	t4=b*t3						
Leci	ure	Note	s.in	15 = 124	A CONTRACTOR OF THE PARTY OF TH		
				a: 15	and Lidy		
	OP	largi	arg 2	result	Code		
0	-0	C	1(1)	tJ	code t = -c		
1	*	b	tl	t?	t2=b*t1		
2	-	C	1(0)	t3	t3=-C		
3	*	6	t3	t4	t4: b*t3 t5:t2+t9		
4	+	t2	t4	ts			
1	The mark	16	1 AN		A 14		








disady! · space efficiency (adv) je code movement not possible. 9: For the given expression show (a) quadruple (b) triple atb)\* (ctd) + (atb+c) (C) indirect triple and I dry  $(1)t_1 = a + b + e^{-1}$ LANKEN (2) t2 =+ t1 (3) t 3 = Cfd(4) t4=t2\*t3 (5) t5=a+b (6) t6 = t5+C (7) +7 = t4+t6 Guadniples Summary : Many man op OP2 result + () a b t 1. bringan (2 tl t? (3) + d C t3 (4) \* t2 £3 t4 (5 a b t5 (6) t5 + 111111 C the' non 10 (7) + t4 t6 tJ EN -0 Y. 1





























mov c, t1 // where c = base A - (5) \* 8. mult yigit? In man junto har har within mov  $t_{1}[t_{2}], t_{3}$ mov t3, xire Otes. In lg: a 20 nr array A: 1. 10 x1. 20 where nizlo, m2:20, width: 4, law, 21, law2=1 a= AFY12] in possible of mult y, 20, t1 Ortet mill add t1, 2, t] mov (, , t2 11 whore C - baseA - (1\*20+1) x 1 mult t1, 4, t3 mov t4,






eq: a 30 array A: 0...9x0...19x...0.29  
where 
$$n_1 = 10$$
,  $n_2 = 20$ ,  $n_3 = 30$ ,  $w_1d_1h = 4$ ,  $1aw_1 = 20$ ,  $aw_2 = 0$ ,  
 $aw_3 = 0$   
 $x = A[w_1y_1z]$   
mult  $w_1a_0, t_1$   
add  $t_1, y_1t_1$   
mult  $t_1, 30, t_2$   
add  $t_2, z_1t_2$   
mov C,  $t_3$  /twhere  $c = base A = ((0*20+0)*30+0)^4$   
mult  $t_2, 4, t_4$   
mov  $t_3[t_4]$ ,  $t_5$   
merv  $t_5 = t_7$ 







( ode Generation

to generate the machine code it considers each 3 address instruction,

also neeps tracks of what volves are in which registers to that it can avoid generating unnecessary loads and stores · decides hav to use registers to best advantages

Fair principle uses (OF registers)

[a] In most machine architectures, some or all of the operandratan operation must be in negisters in order to perform the operation.

(b) Registers make good temperanjes to hold the result of a subexpression or a variable that is used only within a single basic block (C) negisters are used to hold global values that are computed once in one basic block and used in other blocks. (d) Registers are often used to help with non-time storage management, Code Generation Algorithm · some det of registers is available to hold the values that are used within the block · for each operator there is exactly one machine minuchon, that takes the necessary operands in registers and performs

that operation learning the result in a register.


Teg, mem

o st mem, reg

op regiregireg



Register Decemptor Descriptors are needed for variable store and decision. Register descriptor: - for each available offer register, - useps tracker of the variable normer unose current value as in that register. - inhally, all register descriptors are empty. - 1 2 23 Register Descriptor - Address Descriptor









Machine Instructions for a 3 addr. instruction such as x = ytz do thefollowing: slep 1'. - use get Reg (2 = y+2) to select registers for 2, y and 2. call these as RX, Ry and RZ Step 2! If y is not in Ry Laccording to the register descriptor for Ry), then issue an instruction LD Ry, y', where y' is one of the memory locations for y faccording to the address discriptor for y) Step 3! Simularly if 2 is not in R2 issue an instruction LD RZ, 2' where 2' is wathon for 2 step 4! Isrue the instruction ADD R2, Ryi R2 White are the construction of the pair of so the 3 address code for 15472 is Ut=4f2 2=6 12 13 TI 7 t a £ 3






set of instructions The Local Call LD TI, Y LO 22,2 ADD 22, 21, 22 r2 x3 l X У 2 t Yiri r2 LOW MALL AND ALL AND A Machine Instructions ( For copy statements) For n=y, get Reg will always choose the same register for both a and y












Managing Register & Address (Descriptors)

(1) For the instruction LD R, 2

Carchange register descriptor for register R soit holds only 1 (b) change address 11 11 a by adding register R els an additional weathon.

(2) For the instruction ST 2, R

(a) change the address discriptor for i by adding seguter Ras an additional to include its own tocation.









t=a-b eg: u-a-c v=tfu Jait the Car a=d V/2 19 12 d=v+u Initially RI R2 R3 d t uv abc a C d now to a-b LD RI, a 12 LDR2, b SUB RZIRIRZ R3 a b R2. RI uv. C d rai airi b c d t R2 again, u= a-c LDR3,C JUB RIIRIIR3 R2 RI R3 b c d a tu V u t C.R3 d R2 a b C RI again, r=t+U ADD R31R2, RI 6 R2 a R3 RI C £ U t a R2 R3 C RI V b




again, a=d t 0 b RIR2 R3 a R210 LD C dIR2 RI R2 Ъ 20 uardv again, d:vfu K ADD RI1R3, RI







ode Optimisation Manuel Party Carl Market Prover 201 211 - CLARK PREAM OF Optimisation Machine dependent Machine Independent icop ophnisations ( n Register allocation (?) use of addressing modes. (?) peephole optimisation (a) code motion(s) frequency reduction (b) coop unrolling (a) redundant load (store (b) fau of controphinisation (C) 100p Jamming (C) strength reduction (d) use of machine folding









Manto until optimization - 7 100ps - 4 CFA ( pFG) -7 Basic blocks say leade 25 V Local States Light D BI N. T. OURICHAS 5 546000 War HAR MARINE (in) Ba DAMAR DA Dianona town



Finding the basic blocks STIN LINE Inorder to find the basic blocks we find the leaders in the program. Then a program basic block will start from one leader to the next leader but not including the next leader. identifying leaders (1) I statement is a leader ie. Ist statement (2) statement that is a target of conditional or unred homal statement is a leader. lg: if () goto 200 then line 200 is leader (3) statement that follow immediately a conditional or unconditional statement is a leader. and the state of t fact(1) 29: intfal; and the set out for(i=2;i<=n;i+e)F=F\*i; return F; THUR SHE f=1 BI (2)i=2 ! if (17x) goto 9 Baddress B2  $t_J = f_{*i}$ ; code Bz (5)fotj leaders = {1,3,4,9} 6 t2=i+1; 0=t2; goto (3) 84








LIGHT TO DEPART Types Property burgeonin Lange Contra region which is called ) Frequency reduction many time moning the code from high frequency region to eau frequency region is called code motion. 29; While (i< 5000) · (=0; d A = sin(a)/cos(a) \* ij1+4;  $\frac{t = \sin(t)/\cos(t)}{(t)}$   $\frac{t = \sin(t)/\cos(t)}{(t)}$   $\frac{t = t * t}{(t)}$ Marine Britti








itf; 3 ALLER DEPARTUTION PULLED & RECOVER 3 100p Jamming 111 TATOL combines the bodies of the 2 100ps. for (i=0; i < 10; ett) Algebraut dessed income for (j=0; j< 10; j+ f) ecture Notes.In x[i][j] = 0;for ( c=0; ix 10; i++) 2[1]Fi)=0 for (1:0; it 10; it f) for (j=0) j<10; j++) x[i][j] = 0;x[1][1]:0



(1) Folding: Replacing an expression that can be computed at compile bin by its values. 29:2+3+C+0 = 5+C+0Redundancy elimination (DAG) A=B+C D = 2 + B + 3 + CD = 2 + 3 + ASociel - worded NOT () strength reduction Repracing a costly operation by cheaper one eg: B=A\*2 generally \*, / is costly B=AKKI Silver the tradues of the personal the second of the sec J Algebraic Simplification A=A+O eliminare x=1k] such statements. 1 1 TO P 1 1











(b) flaw of control optimisation proposition rich elminate avoid jumps on dead rode Jumps # define a o eg: LI: imp 2/2/24 09' if(x)Harbba after 22: smp 23 dead optimising code

